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ABSTRACT
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Doctor of Philosophy
Resource Constrained Signal Processing Algorithms and Architectures
by Amit Acharyya
Emerging applications with limited resources in Wireless sensor networks require sophis-
ticated signal processing algorithms and their ecient hardware implementation. Direct
mapping of traditional signal processing algorithms to hardware may not be suitable
for such resource constrained applications. It is therefore necessary to investigate low
complexity and low power consumption algorithms and their implementation using an
algorithm-architecture holistic optimization approach.
Denoising and signal separation are two key signal processing tasks in such applications
and often accomplished by Wavelet Transform (WT) and Independent Component Anal-
ysis (ICA) algorithms. However these algorithms are computationally intensive in their
present form and would consume signicant area and power resources when implemented
in hardware. This thesis investigates the development of these two important signal pro-
cessing algorithms and their architectures which facilitates their deployment in emerging
resource constrained applications. Firstly a memory reduction methodology based on
exploitation of symmetry is proposed leading to a low complexity and low power con-
sumption Discrete WT architecture. Secondly, having identied FastICA as the most
ecient algorithm among existing ICA algorithms in terms of convergence speed, the
impact of its algorithmic parameters on its corresponding hardware implementation is
investigated using an algorithm-architecture holistic optimization approach. Further-
more, a hardware complexity reduction methodology of 2-dimensional FastICA archi-
tecture based on eliminating redundant arithmetic operations is proposed. Two new
concepts - vector cross product and coordinate rotation are introduced to reduce the
implementation complexity of n-dimensional FastICA and their architectures are pro-
posed. It is shown that these concept leads to reduction in complexity and lower power
consumption when compared with the traditional implementation. All the proposed
methodologies reported in this thesis are substantiated using C and Matlab models as
well as VHDL based designs synthesized using 0:13m technology.Contents
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Introduction
Emerging applications in the areas of Wireless Sensor Networks (WSN), remote health
monitoring and pervasive computing require sophisticated signal processing algorithms
and corresponding architectural implementation with limited area and low power con-
sumption. Sensors used for such resource constrained applications capture the signals
and transmit to some central node on continuous basis. Most of the processing are
performed within the central node and it is commonly assumed that this central node
has continuous power supply. However since the sensor nodes are mostly run by battery
back-up and their radio front end consumes signicantly high power, these nodes run out
of power soon in such approach. To overcome this problem, researchers have been work-
ing on developing decorrelation based approaches and intelligent compression techniques
to reduce the redundancy in the data and also to inhibit the trac load over the commu-
nication channel. However, apart from this, it can also be envisaged to have on-sensor
resource constrained signal processing algorithms and architectures eliminating the need
of continuous data transmission. Since the signals captured by the sensors in the above
mentioned emerging application environment are corrupted with noise and other signals,
it is important to explore those signal processing algorithms which can help denoising
and signal separation. This thesis investigates such algorithms and their corresponding
architectures considering the fundamental constraints of resources in terms of power,
area and hardware complexity1.
The rest of this chapter is organized as follows. Section 1.1 highlights the focus of
this research study, Section 1.2 outlines the vision where resource constrained signal
processing algorithms and architectures can be applied and Section 1.3 discusses the
contribution of this thesis.
1The contents of Section 1.2 have appeared partly as \Hardware Development for Pervasive Health-
care Systems: Current Status and Future Directions"- by Acharyya et. al. in IEEE Asia Pacic
Conference on Circuits and Systems. Please see Appendix-A for further detail.
1Chapter 1 Introduction 2
1.1 Research Focus
The focus throughout this research-study is on the resource constrained signal processing
algorithms and architectures in terms of low power, small area overhead and reduced
hardware complexity.
In resource constrained applications such as WSN, personalized healthcare, since the
data captured at the sensors are mostly corrupted with noise and are mixed with other
signals, it requires sophisticated signal processing algorithms for signal denoising and
signal separation. Wavelet Transform (WT), Kalman ltering and Short Time Fourier
Transform (STFT) are widely used for these purposes [1], [2], [3], [4], [5]. Approaches like
Blind Source Separation (BSS), in particular Independent Component Analysis (ICA),
have been used for accurately separating out the target signal from the mixture of several
signals and in its feature extraction [6], [7]. However, all these traditional algorithms are
computationally intensive in terms of multiplications, divisions and square roots evalu-
ation. Thus, in a resource constrained environment, owing to the lack of energy at the
sensor nodes, these processes are generally carried out on a more powerful computation
platform like a central server or using an on-board microprocessor. Therefore under such
scenario, sensors are used only as data collector and the unconditioned data are contin-
uously transmitted to the central server for further processing on continuous basis. This
puts burden on the wireless network owing to the plethora of data to be transmitted
continuously. In addition, the continuous data transmission puts high energy demand
on the analog front-end of the embedded radio structure leading to fast draining of the
battery.
In contrast to this classical approach, signal processing can be done at the sensor nodes
themselves in order to reduce the burden on the network. Separate optimisation of signal
processing algorithms and architecture cannot be applied here since this approach does
not guarantee overall energy optimisation. Thus a holistic optimization approach needs
to be taken for increasing energy eciency. Following this route, novel low power, low
area, reduced complexity signal processing algorithms and architectures will be reported
in this thesis which would be suitable for emerging resource constrained applications.
1.2 Resource Constrained Signal Processing for Person-
Centric Continuous Remote Health Monitoring
This section identies one challenging application domain of the resource constrained
signal processing algorithms and architectures to be proposed in the subsequent chapters
as person-centric continuous remote health monitoring, does a comprehensive literature
survey and presents the conceptual architecture of the envisaged system.Chapter 1 Introduction 3
1.2.1 State-of-the Art
In recent years, rapid development in communication technology, micro-electronics in-
dustry and sensor networks opened up signicant opportunity in continuous person-
centric remote health monitoring system development [8], [9]. Collecting and dissem-
inating patient data to caregivers or doctors for better understanding many facets of
patients' daily lives and activities and modifying therapies to the individual is the im-
portant application of technology in healthcare. Another important context of it is
emergency care to accelerate access to medical records at the emergency site or to bring
the experts to the scene virtually. By giving medical professionals appropriate, complete
information, it is expected to deliver better care that is tuned not only to the situation
but also to the patient's specicities. It has also utmost importance in surgical eld as
surgeons and nurses must monitor and control various vital functions under intensely
stressful conditions. So it is one of the primary research goals to develop systems to col-
lect and process an ever increasing range of telemetry data from instruments used in an
operating room and to augment human ability to detect patterns of concern that could
require immediate action [10]. Recently these applications have started to be deployed -
in one end, consumer devices easily network with home computers to gather sensor data
and make it accessible to the physicians and in the other end, tele-surgery is becoming
a practical reality where remote physicians able to consult on a patient's condition as
well as take part in surgical procedure [10].
Such system has tremendous potential to provide in-time care and safety interventions,
lowering healthcare cost and allowing early detection of health related problems [11].
Depending upon current research thrust, recent works can be classied in following
three categories - system architecture, sensing and communication, and service.
System Architecture
Remote continuous health monitoring applications would require sensing, communi-
cation and services. This represents conicting requirements and therefore numerous
architectures have been proposed. Recently a generic reference architecture for such
application is discussed in [8] on the basis of current status of it, and in conjunction
with ideological and security mechanism. High level view of personalized healthcare is
reported in [12]. An adaptable architecture is discussed in [13] where main research
challenges have been identied as - pre-processing of the collected physiological signal
to extract particular feature and analyzing the extracted data to make decision. A wide
area mobile patient monitoring system architecture is discussed in [14]. According to
this, the potential benets of such system architecture are - continuous monitoring for
chronically ill patients, better quality care and feedback for patients, increased medical
capacity and reduced medical cost for patient care.
Sensing and Communication
In [15], 4C's - Computing, Communication, Cognition and Collaboration are identiedChapter 1 Introduction 4
as the basic requirement of technology development for remote healthcare. In recent
years considerable amount of research has been performed on Computing and Commu-
nication - the rst two of 4Cs assuming that the sensor nodes can only capture data and
transmit to the central node which has adequate resources for computation. Accord-
ingly emphasis is given towards developing new generation distributed wireless intelligent
sensor system [16] which is convenient to use, noninvasive in nature and unobtrusive so
that it does not aect the normal activity. One such eort is given in [17] where a real-
time remote arrhythmia monitoring system prototype has been developed in NASA.
It describes the system architecture and implementation issues for such system from
the perspective of wireless communication technology. The management framework for
comprehensive wireless patient monitoring is discussed in [18]. The main research focus
is in reliable network architecture development. The applications and challenges of re-
mote person-centric health monitoring are discussed in detail in [19] by the same author
where important issues in communication layer includes throughput, quality of service,
network reliability, network coverage and trac management are discussed. Recently
an interesting research has been carried out in [20] to provide a common taxonomy of
such health monitoring systems.
The importance of medical sensors for remote health monitoring of the patient is depicted
in [14]. In [21] and [22], taxonomies of Wireless Sensor Networks (WSN) models have
been presented depending upon the dierent communication functions and classication
is done based on data delivery models, network dynamics and communication protocol
perspective. Survey on wireless sensor network has been done in [23]. Wireless inte-
grated network sensors combining micro-sensor technology, low-power signal processing,
computation and low-cost wireless networking in a compact system is presented in [24].
The importance of signal processing in the wireless sensor networks has been described
in [25] to reduce the number of bits transmitted over the communication channel. It has
been mentioned that dierent optimum algorithms to solve dierent research problems
related to signal processing are not ecient when implemented because the total power
consumption overshadows their benets. Power consumption has been identied as one
of the most important constraint for designing sensor rich wireless networks in [26] and
[27]. The advantages of such pre-processing unit inside the sensor nodes as it makes the
transmitter/ receiver coding/ decoding strategies optimum and reduces number of bits
transmitted over communication channel is identied in [28]. This reduces the burden
on communication layer as well as consumes less power. In [27] and [29], it is shown that
the sensor nodes have limited energy resources and mainly depend on on-board energy
(battery back-up) or harvested energy.
Service
[12] indicates that next generation of remote healthcare services must provide person-
alized solution across distributed networks, where care professionals or informal care
givers can monitor an individual's wellbeing in their own home. This will accomplishChapter 1 Introduction 5
the goal of independent living and cost eectiveness in healthcare delivery. Subject to
user agreement, information can be sent to a variety of care providers. Security and
authentication have been identied as main concern in service layer [12]. One important
issue in this layer is how to provide better healthcare services to an increasing number
of people using limited nancial and human resources [18]. The current and emerging
technology could improve the overall quality of service for patients in both cities and
rural areas, reduce the stress and strain on healthcare providers, while enhancing their
productivity, retention and quality of life, reduce long term cost of healthcare services
[18]. There should be communication link among hospital, ambulance and healthcare
providers for getting emergency service. Healthcare professionals have to be trained
so that eective utilisation of such system is possible [18]. Along with this longitudinal
and clinical studies are needed to realize the benets of person-centric remote continuous
health monitoring [11].
On the basis of the above discussion, the vision of a person-centric remote continuous
health monitoring system and applicability of resource constrained signal processing in
such a system is outlined in the next sub-section along with a conceptual architecture.
1.2.2 Envisaged Remote Health Monitoring: Conceptual Architecture
Based on various architectures proposed in [8], [12], [13], [14], it can be said that an
eective system for person-centric remote health monitoring comprises of three layers
- Sensor, Communication and Service, as shown in Fig. 1.1. In the rst layer a set
of sensors are deployed for collecting the vital signs of the person under monitoring.
Generally these collected data are transmitted via communication layer to the central
facility. WLAN/ cellular/ GSM/ 3G network could be used for serving this purpose. In
service layer appropriate healthcare service can be informed to take action.
This architecture may be eective, but it faces the problem of transmitting signicant
amount of data over the communication layer and eective management of the data at
the central facility. Continuous data transmission signies the transceiver module within
the sensor node is active most of the time. Since for remote health monitoring environ-
ment sensors are run by battery back-up, it may not be ideal to keep the transceiver
module active for long time because its embedded radio front-end is the most power-
hungry part of the sensor. So continuous data transmission may lead the sensor node to
run out of power very soon and thus makes this state-of-the art architecture unsuitable
for such health monitoring system.
One possible solution is to envisage an intelligent signal processing circuitry embedded
within the sensor node in the Sensor Layer which can monitor the patient's vital signs
on a continuous basis. However this approach calls for resource constrained signal pro-
cessing algorithm and architecture development in terms of small area overhead andChapter 1 Introduction 6
Figure 1.1: Conceptual Block diagram of personalized remote health monitoring sys-
tem, Layer-1 : Sensor Layer, Layer-2: Communication Layer, Layer-3: Service Layer.
low power consumption which would be dierent from the classical signal processing
algorithms design.
A remote health monitoring system, as shown in Fig. 1.1, can be envisaged where the
specialized signal processing unit and corresponding intelligent decision making circuitry
will be embedded inside the sensor layer within the sensor nodes for continuous mon-
itoring of patient's vital signs. It can communicate with transceiver inside the sensor
node to store processed data in home computer and only transmit the signal to the
central facility through this transceiver when it nds variation of the vital sign's pattern
from the normal pattern. This design unit inside the Sensor Layer within the sensor
node will check the trend of the vital sign from the received sensor data. If any ab-
normality is sensed, then only the central node will be communicated. Otherwise the
processed medical data will be stored in the local computer using home wireless infras-
tructure. This approach will reduce the burden on the communication layer signicantly.
If required, the central facility can call for the data stored in the home computer andChapter 1 Introduction 7
other relevant information over the communication layer for detail diagnosis of the vital
signs. However, processing the physiological signals on a continuous basis in this type
of infrastructure is an extremely challenging problem owing to the limited resources as
mentioned in [24], [25] and [27].
To materialise such a system, it is necessary to reduce the complexity of the required
signal processing algorithms and architectures in such a way that each of the processing
circuit occupies low area and consumes as small power as possible. Since the physiologi-
cal data captured by the sensors are mixed with noise and several artifacts, the on-sensor
processing unit has to run some denoising and artifact separation algorithms prior to
the intelligent decision making circuitry checks for the variation of the patterns of the
person's vital signs. This necessitates the investigation of the traditional signal process-
ing algorithms from their architectural perspective and follow algorithm-architecture
holistic optimization approach so that these can be t into such resource-constrained
environment. Thus throughout this research, primary focus will be on designing several
low-power reduced complexity signal processing algorithms and architectures which can
be useful for emerging resource constrained applications such as the envisaged remote
health monitoring system.
1.3 Thesis Synopses and Contribution
Low-power low-complexity signal processing algorithms and architectures design is the
key part for energy minimisation in the resource constrained applications mentioned
above which cannot be warranted by separate optimisation of algorithms and architec-
tures. Thus throughout this thesis signal processing algorithms and architectures holistic
optimization approach will be considered. In terms of signal processing algorithms, the
main focus will be on - signal denoising and signal separation.
Typically Fast Fourier Transform is used for signal denoising. However since most of
the real-life signals e.g. biomedical signals are non-stationary in nature, this approach is
deemed to undermine the achievable quality besides being computationally expensive.
A better way is to apply the Discrete Wavelet Transform (DWT) by exploiting its
time-frequency localisation property to capture the essence of non-stationary nature of
the real-life signals. However DWT is computationally intensive and thus its direct
mapping in hardware is not suitable for resource constrained applications. The research
undertaken in this thesis has shown that it is possible to reduce the hardware complexity
and power consumption of the DWT signicantly when the problem of algorithm and
architectural optimisation is addressed in a cooperative way. This will be detailed in
Chapter 2 where a novel memory reduction methodology will be proposed and it will be
shown that the proposed architecture consumes signicantly low power and area.
Separation of a target signal from a mixture of several signals can be categorized un-Chapter 1 Introduction 8
der the classical BSS problem. Typical BSS algorithms like ICA require complicated
mathematical operations in terms of divisions, multiplications, square root evaluations
resulting in signicant power consumption and silicon area. Therefore although eec-
tive for o-line workstation based processing these algorithms pose big problem from
energy consumption point of view for resource constrained systems like the envisaged
person-centric remote health monitoring system. However to develop an ecient but
low-complexity BSS scheme and corresponding maximally power ecient architecture
for the same, a rigorous study of the impact of several algorithmic parameters (viz.
frame-length to be considered, algorithmic accuracy, iteration of convergence for the
adaptive signal processing algorithm etc.) on the corresponding architecture is essential
prior to its implementation in silicon to ascertain the optimum performance of it. Al-
though important from the system designer's point of view, in the literatures, no research
eort has been put forth in this area. In Chapter 3, identifying FastICA as one of the
most popular among existing ICA algorithms, impact of such algorithmic parameters is
investigated on its corresponding architecture and subsequently a novel low complexity
2-dimensional (2D) FastICA algorithm and architecture are proposed.
Then the concept of FastICA is explored in the nth-dimension and several low complex-
ity novel algorithms and architectures are proposed without sacricing its algorithmic
eciency. To do that the concept of n-dimensional vector cross product is introduced
for the rst time, in the literatures, in signal processing domain of ICA in Chapter 5.
Due to the lack of known engineering applications of cross product, it has not got much
attention from the engineering research community so far. Motivated by this fact a
recursive generalized n-dimensional cross product architecture based on the fundamen-
tal 3-dimensional cross product is proposed in Chapter 4. By exploiting the inherent
symmetry of the cross product computation structure, a further hardware reduction
methodology of this proposed generalized architecture is also introduced in Chapter
4. This architecture is used in Chapter 5 to show how it will signicantly reduce the
hardware complexity of the conventional FastICA.
Since FastICA, as will be discussed later in the subsequent chapters, comprises of two
steps - Pre-processing and FastICA Iteration, it has been investigated further how these
two steps can be merged together so that same hardware module used for pre-processing
unit can be reused to design the FastICA Iteration step. Subsequently the concept of
Coordinate Rotation is introduced for the rst time in FastICA which will be discussed
in Chapter 6 and Coordinate Rotation based novel FastICA algorithms and architectures
in nth dimension are proposed. It will be shown how this concept helps reducing the
hardware complexity signicantly by reusing the same hardware module for both of
these two steps.
Finally, Chapter 7 concludes the thesis by pointing out its salient research contributions
and identifying some challenging research problems for future research. Proposed mem-
ory reduction methodology based DWT architecture is used to design a low complexityChapter 1 Introduction 9
Fetal ECG extraction architecture and is discussed in Appendix-B. Like any other ICA
techniques, FastICA also has the problem of permutation ambiguity. This happens in
any BSS algorithm because it tries to estimate the source signals without having any
knowledge of the channels or without having any idea of how they have been mixed.
Appendix-C addresses this permutation ambiguity considering 3-dimensional noise and
artifact separation environment from ECG signals and subsequently a robust and auto-
mated solution is proposed in this context.
Each research contribution of this thesis as mentioned above has either been pub-
lished/ accepted or is under consideration or to be communicated in some prestigious
research journals and conferences. The published/ accepted research papers are listed
in Appendix-A on page 198.Chapter 2
Memory Reduction Methodology
for Discrete Wavelet Transform
Literature survey on current research trend in the previous chapter highlighted the need
of designing the low-power, low-complexity signal processing algorithms and architec-
tures for resource constrained environment such as WSN and personalized healthcare. It
has been envisaged to embed such signal processing unit inside the sensor nodes present
in the wireless sensor networks to analyse the data within the node itself and thereby
reduce the burden on the communication layer. Keeping this as the basic goal of the re-
search, some available signal processing schemes have been studied. Wavelet Transform
(WT) is a perfect match for such application.1
This chapter begins with a review on the evolution of the concept of WT from the
Fourier Transform and explains its applicability in one of the most challenging domain
of signal processing - healthcare. Then this chapter provides the basics of WT algorithm,
surveys the critical issues of available WT architectures and proposes one memory e-
cient architecture of Discrete WT (DWT). The proposed architecture is multiplier-less
and reduces the hardware requirement in terms of memory signicantly. Besides, the
proposed architecture is generic and independent of any specic wavelet function. Thus
it is suitable for any type of WT architecture design.
1The contents of Section 2.4 - Section 2.8 have partly appeared as \Memory Reduction Methodology
for Distributed Arithmetic Based DWT/ IDWT Exploiting Data Symmetry" by Acharyya et. al. in
IEEE Transactions on Circuits and Systems - II: Express Briefs. The contents of Section 2.9 along with
Appendix-B have partly appeared as \VLSI Architecture for Fetal ECG Extraction for Personalized
Healthcare Application within Resource Constrained Environment" by Acharyya et. al. in Proceedings
of the UK Electronics Forum-2010. Please see Appendix-A for further detail.
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2.1 Wavelet Transform: A Review
WT is popular among research communities. But it is not a new technique, it is indeed
two decades ago when J. Morlet and A. Grossman proposed the concept of wavelet anal-
ysis to reach automatically the best trade-o between time-frequency resolution and
developed the mathematical foundation of wavelets. Later this proposition has been
considered as the extension of the ideas given by Haar in 1910 and Gabor in 1946. As
any discovery in science, wavelets resulted from numerous contributions, they are based
on the concepts that already existed before this proposed idea [30]. But at that stage
wavelets were still very much in the realms of pure mathematics and concentrated more
on the theory rather than the application [31]. Only a handful of scientic papers used
to be published each year and that was also mainly by the mathematics community
[4]. In [32] gives the basic introduction of wavelets and dilation equation. But Mal-
lat, Daubechies and Meyer changed this by dening the connection between wavelets
and digital signal processing. In [33] multi-resolution signal decomposition using WT
technique is proposed. In [34] the relationship between the WT and its applicability in
signal processing discussed in detail. The design aspects of wavelets and its theoretical
detail have been combined and presented nicely in [35]. Design and development of fast
algorithm for both discrete as well as continuous time WT has been depicted in [36].
In [37] discrete time multi-resolution theory of WT is proposed which came out to be
pioneering work in the domain of wavelet architecture design in digital signal processing
research.
Approximation using superposition of functions has existed since the early 1800's, when
Fourier discovered that he could superpose sines and cosines to represent other functions.
Let us consider a signal, x(t) = cos(210t)+cos(225t)+cos(250t)+cos(2100t). This
is an example of a stationary signal because it has frequencies of 10, 25, 50 and 100 Hz.
For this stationary signal, Fourier transform provides the necessary frequency infor-
mation. But, on the contrary, now let us consider another signal having four dierent
frequency components at four dierent time intervals; 100 Hz sinusoid within 0 to 300 ms
interval, 50 Hz sinusoid in 300 to 600 ms, 25 Hz within 600 to 800 ms interval and 10 Hz
sinusoid within 800 to 1000 ms interval. This signal is a representative of non-stationary
signal. In this case Fourier transform fails to localize frequency with its respective time
of occurrence. For many decades, scientists have wanted more appropriate functions
than the sines and cosines which comprise the bases of Fourier analysis, to approximate
the choppy signals. By their denitions, these functions are non-local i.e. stretched out
to innity. They therefore, do a poor job in approximating sharp spike. Here comes the
advantage of wavelet analysis.
The fundamental idea behind wavelets is to analyze the data at dierent scales and
resolutions. If a signal is looked with a large \window", its gross features would come
out. Similarly, if the signal is looked with a small \window", the small features can beChapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 12
noticed. So, the result in wavelet analysis is to see both the forest and the trees, so to
speak [38]. This makes wavelets interesting and useful.
The wavelet analysis procedure is to adopt a wavelet prototype function, called analyzing
wavelet or mother wavelet. Temporal analysis is performed with a contracted, high
frequency version of the prototype wavelet, while frequency analysis is performed with
a dilated, low frequency version of the same wavelet. Because the original signal or
function can be represented in terms of a wavelet expansion i.e using coecients in a
linear combination of the wavelet functions and data operations can be performed using
just the corresponding wavelet coecients [38].
Considering s(t) be the time-domain description of the incoming signal,  (t) be the
mother wavelet, a and b be the scale and time-shift variable respectively, WT can be









where \" denotes the \complex conjugate" notation. From (2.1), it can be seen that
the WT performs decomposition of signal s(t) into a weighted set of basis functions
which are scaled version of the mother wavelet  (t) [31]. Decomposition into these
basis functions can be seen as time varying spectral analysis in which scale a plays a
role of local frequency: with the increase of a, wavelets are stretched and analyze low
frequencies and so on [37].
In [39] a clear and comprehensive mathematical background of wavelets is provided. A
comparative study of classical Fourier analysis and comparatively new wavelet analysis
has been presented in [40]. The necessary theoretical detail of WT has been well depicted
in book [41] and the applications of WT in dierent signal processing tasks has been
well explained in [42].
2.2 Healthcare: An Important Application Domain of WT
WT technique diers from the traditional Fourier transform by the way in which it
localizes the information in the time-frequency plane; in particular, it is capable of
trading one type of resolution for the other, which makes it suitable for analysing non-
stationary signals. One privileged application, where these properties have been found
to be relevant is healthcare. Due to the wide variety of signals and problems encoun-
tered in medicine and biology, the spectrum of applications of WT has been extremely
large. It ranges from the analysis of the more traditional physiological signals such as
Electrocardiogram (ECG) to the recent imaging modalities including Positron Emission
Tomography (PET) and Magnetic Resonance Imaging (MRI)[64], [65].
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complex time-frequency characteristics. Frequently, they consist of brief, high-frequency
components closely spaced in time, accompanied by long-lasting, low-frequency compo-
nents closely spaced in frequency. Any appropriate analysis method for dealing with
them should therefore exhibit good frequency resolution along with ne time resolution
- the rst to localize the low-frequency components, and the second to resolve high-
frequency components.
Figure 2.1: Short Time Fourier Transform with dierent window size. (a) and (b)
represents same window size but observed from two dierent angles. Window size
decreases from (b) to (d).(Taken from [72])
In practice, it is often possible to treat non-stationary signals as stationary ones by
dividing them into blocks of short, pseudo-stationary segments - that is, segments whose
statistics remain essentially unchanged for their duration. This approach appears to be
valuable in many applications and popularly known as Short Time Fourier Transform
(STFT). The STFT of a signal is plotted in Fig. 2.1(a) and (b) from two dierent angles.
From these two plots, it may appear that time-frequency localization problem is solved
and now it can easily be seen what are the frequency components are present within
a certain time window. However, it also has one potential disadvantage: if the time-
domain analysis window is made too short, frequency resolution will suer. Fig. 2.1(c)Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 14
and (d) present such scenario where frequency components belonging to dierent time
windows start overlapping with each other because of the selection of the smaller window
size. Lengthening of the window size, on the other hand, may invalidate the assumption
of stationarity within the window. So for many practical signals such as physiological
signals, STFT may not be a very suitable candidate for such time-frequency analysis.
An alternate way to analyze non-stationary biomedical signals is to expand them onto
basis functions created by expanding, contracting, and shifting the mother wavelet,
specically selected for the signal under consideration [66]. This wavelet method acts as
a sort of mathematical microscope through which dierent parts of the signal may be
examined by adjusting the focus. As mentioned before, this prototype function is known
as \analyzing wavelet" or \mother wavelet" of the signal [66]. WT is performed on the
same signal chosen in Fig. 2.1 and is plotted in Fig. 2.2(a) and (b) from two dierent
angles. The time-frequency localization property is now clearly visible from this gure.
Fig. 2.3 illustrates the shortcomings of STFT analysis in detecting signal features of
short duration. This gure contains a scalogram2 and a spectrogram3 corresponding
to the rhythmic ECG signal shown at the top of the gure. The time domain signal
is derived from a pig heart which has been shocked several times. The spectrogram
is generated from an STFT employing a 3:4s Hanning window typical for the analysis
of this type of signal. The smearing and hence loss of local information across the
spectrogram over these time scales is evident in the plot.
The main diculty in dealing with biomedical objects is the extreme variability of the
signals and the necessity to operate on a case by case basis. Often, one does not know
a priori what is the pertinent information and/ or at which scale it is located. For
example, it is frequently the deviation of some signal feature from the normal that
is most relevant information for diagnosis. As a result, the problems tend to be less
well dened than those in engineering and the emphasis is more on designing robust
methods that work in most circumstances, rather than procedures that are optimal
under very specic assumptions. Another important aspect of biomedical signals is that
the information of interest is often a combination of features that are well localized
temporally or spatially (e.g. spikes and transients in Electroencephalograph (EEG)
signals and micro-calcications in mammograms) and others that are more diuse (e.g.
small oscillations, bursts and texture). This requires the analysis methods suciently
versatile in terms of their time-frequency localization [64].
As shown in Fig. 2.4, WT can provide both good time resolution at high frequencies
and good frequency resolution at low frequencies. This excellent combination of time-
frequency resolution makes wavelets potentially invaluable in numerous applications,
many of which fall into the realm of medical research and diagnostics. Among them
2distribution of energy i.e. square modulus of the wavelet coecients of the signal in time-scale plane
[34]
3distribution of energy i.e. square modulus of the Fourier coecients in time-frequency plane [34]Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 15
Figure 2.2: Wavelet Transform performed on the same signal chosen for Fig. 2.1.
Translation and Scale represent b and a respectively in (2.1).(Taken from [72])Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 16
Figure 2.3: Wavelet scalogram versus STFT spectrogram for rhythmic signal. (a)
original time-domain rhythmic ECG signal (X-axis: time, Y-axis: amplitude). (b)
Morlet based scalogram corresponding to (a) (X-axis: time, Y-axis: Scale as dened
by a in (2.1)). (c) Spectrogram corresponding to (a) generated using STFT with a 3:4s
Hanning window (X-axis: time, Y-axis: frequency). (Taken from [71])Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 17
Figure 2.4: Time-Frequency Localization Property of Wavelet Transform.(Taken from
[72])
may be found the early discovery of the precursors of heart disease, studies of fetal
breathing, fetal electrocardiogram detection, heart rate variability, extraction of speech
from background noise in digital hearing aids, the detection of breast cancer, medical
image compression and many more [66].
2.3 Preliminaries of DWT and IDWT
Typically DWT and Inverse DWT (IDWT) are computed using Analysis and Synthesis
lter banks respectively as shown in Fig. 2.5 and Fig. 2.6 for four levels of resolution.
In Analysis Bank the original discrete time sequence is decomposed into coarser half
resolution approximation level with a half-band low-pass and high-pass lters.
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where, xn is input discrete time sequence to the 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k are their corresponding outputs
(wavelet and residue) for jth stage. The relationship between these two lters is given
as [52]:
hL 1 n = ( 1)ngn (2.4)
where, L is lter length and ( 1)n is the modulation parameter which transforms low-
pass lter into high-pass one.








kgn 2k]; n;k 2 Z (2.5)
where sn is the reconstructed data output from the Synthesis Bank.
Figure 2.5: Four-resolution level Analysis Bank for DWT
2.4 DWT Architectures: A Review
The DWT is of great research interest due to its numerous applications in several elds
including signal processing [43], [44]. DWT provides a discrete-time, discrete-scale rep-
resentation of signals as an alternative to traditional time-frequency representations and
helps overcoming some limitations of such approaches [45], [46].
Over last two decades numerous architectures have been proposed in literatures for im-
plementing Forward and Inverse DWT (IDWT). First such architecture was designed by
Knowels [47]. Parhi and Nishitani have proposed folded and digit-serial architectures for
One Dimensional DWT (1-D DWT) [48]. Grzeszczak, Yeap and Pachanathan proposed
the DWT architecture with less number of multipliers than the existing methods [49].Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 19
Figure 2.6: Four-resolution level Synthesis Bank for IDWT
Fridman and Manolakos came up with the rst fastest parallel architecture of 1-D DWT
[50]. Then onwards various implementation schemes have been proposed [45], [51]-[60]
and improvement of architectures has been made over the period of time. In general
these implementations have been inuenced by certain characteristics such as compu-
tational time and complexity, regularity, smoothness and linear phase characteristics,
transform eciency as well as perfect reconstruction of the decomposed signals [59].
But, most of the reported hardware approaches, though focuses on improving compu-
tational speed, does not adequately address severe power and area constraints issues
[59]; which often are the two most important metrics in today's high performance signal
processing systems. As for example sophisticated applications such as remote health
monitoring system require light-weight signal processing with particular emphasis on
low power and low area due to scarcity of resources. So, design of optimal Application
Specic Integrated Circuit (ASIC) tailored to such applications consisting of DWT/
IDWT demands power and area ecient implementation of DWT algorithms.
The main power consuming operation in DWT/IDWT computation is the ltering which
requires signicant number of multiplications [56]. Distributed Arithmetic (DA) can
be adopted for eliminating the requirement of multiplications [56] which may lead to
reduction of power consumption. However in the conventional DA based approach one
needs to store all the possible combinations of lter coecients in a memory which
increases exponentially in size with the frame-length [56]. Thus for longer frame-length
the advantage of using DA may eventually be lost owing to the signicant increase in
memory size.
Here we propose a novel methodology for memory reduction in DA based design of
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data repeatability. Subsequently a 16-bit xed-point DWT/IDWT architecture is de-
veloped for frame-length 16, which requires less silicon area and power consumption
compared to some of the published DWT/IDWT architectures. This architecture will
be independent of any specic mother wavelet and thus can be recongured for any type
of wavelet function.
2.5 Motivational Example: DA Based Approach
Distributed Arithmetic (DA) was proposed about two decades ago and has since used
widely in VLSI implementation of Digital Signal Processing (DSP) architectures [56],
[57], [61]-[63]. Although DA based methods are advantageous, but in the context of
convolution-based ltering such as DWT/ IDWT (as an example, 9/7 - 5/3 wavelet
vlsi architecture [58], [60]), its memory requirement has exponential relationship with
incoming data-frame length [56]. We will demonstrate that it is possible to restrict this
exponential growth in memory requirement through pre-computing carefully various
combinations of lter coecients.
In this section, the relationship between memory requirement of DA based ltering
technique and frame-length and its implications in DWT/ IDWT architecture will be
shown. DA is a bit serial computational operation which is used to compute the inner
product of a pair of vectors without using multipliers. The basic DA equation is given
as follows [61]-[63]:




where l =(total number of bits/ sample). In dyadic space, a convolution based wavelet





where xn and hn are input samples and lter coecients respectively. Considering frame-
length = 4 and wordlength = 4, (as an example) and using (2.6) in (2.7) and assuming
a = 1,
w1 =  [x03h0 + x13h1 + x23h2]23 + :::::
::: + [x00h0 + x10h1 + x20h2]20 (2.8)
where xij = ith sample jth bit of the input data. The possible combinations of lter
coecients obtained from (2.8) are shown in the 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16 memory locations. However, it can be observed from Table 2.1 that there exists
redundant (such as `0') and repetitive lter coecients (such as `h0', `h1',`h2',`h1 + h2',
`h0+h1', `h0+h2', `h0+h1+h2') occupying more than a single memory location. Thus
if only the unique combinations of the lter coecients are stored in the memory the
other lter coecients can be obtained on-the-y using simple addition operation. In
this particular example, the proposed methodology leads to only four memory locations,
as shown in the last two rows of Table 2.1, rather than 16 locations in the conventional
approach.
Table 2.1: Conventional and reduced memory requirement to store combinations of
lter coecients in DA for data-frame length = 4 and 4 bits/ sample case
Adr Data Adr Data Adr Data
0000 0 0001 h2 0010 h1
0011 h2 + h1 0100 h0 0101 h0 + h2
0110 h0 + h1 0111 h0 + h1 + h2 1000 0
1001 h2 1010 h1 1011 h2 + h1
1100 h0 1101 h0 + h2 1110 h0 + h1
1111 h0 + h1 + h2 | | | |
00 h0 01 h2 10 h1
11 h1 + h2 | | | |
However, reducing memory at the expense of adder arises two particular issues. Firstly,
a new addressing scheme needs to be formulated to address the reduced memory system.
Secondly the hardware savings obtained due to reduction in memory size, can be negated
if the total number of adders used in the design is more than a certain limit. These issues
are discussed in Sections 2:7 and 2:8 respectively.
2.6 Proposed Memory Reduction Methodology for DWT/
IDWT
Considering wavelet computation in dyadic space for frame-length (p) = number of lter
coecients; and assuming ith level of resolution consists of j number of lter coecients,
the following relationships hold: 8i 2 [1;log2 p], j 2 [1;p=2i], where i and j are integers.
Now if the jth coecient consists of s number of data samples, considering the causality
of the system, s can be represented as:
s = 1 + (j   1)2i (2.9)
The maximum number of samples (smax) present at the ith level of resolution can be
obtained by substituting j = p=2i in (2.9) which leads to :
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It is to be noted from (2.10) that (smax   1) is an even number. In this methodology,
(smax   1) number of samples is divided into k sub-frames. Each of the sub-frames
consists of a pair of data samples xn 1 and xn. As shown later in this Section, this
approach will lead to reduction in memory. k can be represented as:
k = (p=2)   2(i 1) (2.11)
At each time instant the binary value of mth bit of xn 1 and xn are checked and de-
pending on their combination the appropriate linear combination of the lter coecients
is fetched from the memory (as can be obtained by expanding (2.7)). However, one of
these combinations is `00' which means no lter coecient needs to be multiplied with
the input data. As an example in (2.8) if `x1;3x0;3' = `00' then multiplication of these
input bits with h1 and h2 will always yield 0. Thus one needs to store the combina-
tions of lter coecients corresponding to only three bit-combinations of the sample
pair (namely `01', `10' and `11'). Arranging (smax   1) samples from smax samples at
the ith resolution level, we are left with only one sample. Since mth bit of this sample
can assume either `0' or `1', only one combination of lter coecients needs to be stored
in the memory corresponding to this sample. Thus, the total memory requirement (Mi)
in this methodology for ith level of resolution can be given by:
Mi = k  3 + 1 = [(p=2)   2(i 1)]  3 + 1 (2.12)
The memory requirement for the analysis bank can be computed by summing Mi for all
i. But, at the last resolution level of the analysis bank, all is left is one residue signal
along with the wavelet coecient. This residue signal consists of one sample for which,
as discussed above, two combinations of lter coecients are possible in which one is
`0'. Therefore, the combination of lter coecients corresponding to this residue signal
occupies one memory block only. Thus, according to this proposed methodology, the
Total Memory Requirement (TMR) can be represented as:




From (2.13) it is evident that TMR grows nearly linearly with the increase of frame-
length.
Since the lter coecients used in this proposed methodology are generic, these can be
recongured to generate any type of mother wavelet and thus can be used for any kind
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Figure 2.7: Proposed VLSI Architecture of DWT and IDWT
2.7 Architectural Overview
The block diagram of the DWT/ IDWT architecture is shown in Fig. 2.7. At the block
level the architecture is similar to a standard DA based architecture. However, the main
novelty of the architecture lies in the formulation of a new addressing scheme and the
corresponding address generation unit design for the reduced memory unit (shown as
Generic Memory in Fig. 2.7) discussed in Section 2:5.
In a typical DA based approach the bits of the input samples are checked and addresses
are generated to fetch data from the Memory. These data are then used in the Anal-
ysis Bank to compute DWT by applying (2.8) in (2.2) and (2.3). Similarly, IDWT is
computed in the Synthesis Bank by applying (2.8) in (2.5).
2.7.1 The Memory Unit
As outlined in Section 2:5, in the memory unit of this architecture only the non-repetitive
combinations of lter coecients are stored from the set of data. The strategy for
address generation is explained here with an example of frame-length 16, for the 1st
resolution level of the analysis bank. Fig. 2.8 shows the incoming data-samples and
the associated lter coecients required for computing each wavelet coecient in this
case. It can be noted from Fig. 2.8 that the lter coecients are the same for dierent
samples present in the same inclined slices. For example, as shown in the encircled
regions in Fig. 2.8, the lter coecients associated with the samples for computing
the 3rd wavelet coecient are the same for the last ve samples of the 4th wavelet
coecient computation. Mathematically, the lter coecients associated with the qth
data sample of rth and (q + 2)th data sample of (r + 1)th wavelet coecients are theChapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 24
Figure 2.8: Example of address generation logic for 1st resolution-level wavelet coef-
cients with frame-length 16.
same (symmetry property). This symmetry can be represented in generalized form for





where, m = sample number and j = wavelet coecient. While designing the address
generation logic, this symmetry has been exploited at dierent levels of resolution. Table
2.2 shows how the appropriate lter coecients are fetched from the memory for dierent
combinations of jth bit of samples x2 and x3 for the 3rd wavelet coecient computation.
In this way, we eectively deal with the rst issue related to the new addressing scheme
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2.7.2 Analysis and Synthesis Bank
The Analysis and Synthesis banks are designed following the equations given in [48] and
[52], which represent wavelet analysis and synthesis in dyadic space. DA based lter de-
sign technique has been applied to realize the FIR lters of these blocks which replaces
multiplication operations by additions only and thereby making the entire architecture
multiplier-less. In addition; there are two control units responsible for controlling the
analysis and synthesis banks. As shown in Fig. 2.7, two active-low single bit signals-
\data ready" and \wavelet ready" enables the Analysis Bank and Synthesis Bank re-
spectively. These signals may be enabled by the user or the previous processing unit in
case of a complete system. When the output of these banks are ready, the respective
controllers produce two active-low single bit signals - \analysis over" and \synthesis
over" which indicates the completion of the process.
The complete architecture is designed using xed-point 2's complement arithmetic for
frame-length 16 with each sample having 16-bit word-length. The complete architecture
is modelled in VHDL and is synthesized using 0:13 m CMOS standard cell library. The
address generation logic has been implemented following the relationship described in
(2.14) and Fig. 2.8.The implementation results are discussed next.
Table 2.2: Example of address generation logic samples x2 and x3 of 3rd wavelet
coecient in 1st resolution level
x2;j x3;j Memory
0 0 no fetch
0 1 h1
1 0 h2
1 1 h1 + h2
2.8 Performance Analysis
2.8.1 Hardware Cost
It was mentioned in section 2:5 that in the proposed methodology there is a possibil-
ity that the area saving due to reduction of memory size may be outweighed by the
requirement of extra adders. This subsection explicitly addresses this issue in terms
of total number of transistor saving. To do that the total memory requirement using
conventional DA is derived rst. For simplicity, here only the memory requirement for
the Analysis bank is considered. The memory requirement for the synthesis bank can
be derived using the same approach.Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 26
Following the same notations adopted in section 2:5, the number of memory block (Nij)
required for computing jth wavelet coecient at the ith resolution level using conven-
tional DA can be given by:
Nij = 2s = 21+(j 1)2i
(2.15)
Since each wavelet coecient is a convolution sum of the input samples and lter co-
ecients, computation of j number of wavelet coecients at the ith level of resolution
requires j times application of DA. It means that (2.15) has to be iterated j times
where j varies from 1 to p=2i for each i. Thus the total memory required for ith level of





Nij = 2  (2p   1)=((4)2(i 1)
  1) (2.16)
The memory requirement for the analysis bank can be computed by summing Ni for all
i. But, since the last level of resolution consists of one wavelet coecient and one residue
signal which requires two more memory blocks (refer to section 2:5), the total Conven-
tional Memory Requirement (CMR) for the complete analysis bank can be expressed
as:




Compared to CMR the total memory requirement in this proposed methodology is given
by (2.13). The total hardware cost required in this approach is the summation of TMR
and the number of extra adders required for generating the appropriate lter coecients
on-the-y.
To nd out the number of required adders we dene a parameter \Adder Penalty"
(AP). Unlike TMR, AP is dependent on the number of coecients present per level
of resolution. In the proposed methodology, for computing jth wavelet coecient at ith
resolution level (s   1)=2 number of W-bits adders is needed where s is given by (2.9).





(j   1)2(i 1)  W
= (p=22)  [(p=2i)   1]  W
(2.18)





In (2.19), the upper limit of the summation is set to log2(p)   1 due to the fact that
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sample in the corresponding wavelet coecient. Considering a single-bit memory cell
consists of t number of transistors and one single-bit adders consists of Kt number of
transistors, Transistor Savings (TS) can be given as:
TS = [CMR  W   (TMR  W + AP  K  W)]  t (2.20)
More specically, from (2.20), a new metric called Transistor Savings Per Word-length
(TSPW) can be dened as:
TSPW = [CMR   (TMR + AP  K)]  t (2.21)
To obtain an eective savings in hardware in terms of total transistor count in the
proposed methodology TSPW should to be positive.
Figure 2.9: Variation of TSPW with frame-length and word-length.
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18 transistors [62], the variation of TSPW with four dierent discrete values of frame-
length (= 4, 8, 16 and 32) and word-length is plotted in Fig. 2.9. It can be observed
that for smaller frames (< 8), TSPW is negative meaning that for frame-length < 8, the
proposed methodology does not achieve hardware savings over conventional DA based
method. However for frame-length = 8, TSPW is positive for word-length up to 7, but
above that TSPW becomes negative. This means that over word-length 7, the rate of
quadratic growth in AP dominates over the rate of exponential growth of CMR. But
for longer frame-length (> 8), TSPW increases for a xed word-length. This means
for longer frames, the value of CMR dominates over the summation of AP and TMR
resulting in hardware savings with the proposed methodology. It is to be noted that for
longer frames also, keeping the frame-length xed, TSPW starts falling gradually with
the increase in word-length. But, this falling rate is much less compared to the rate of
increase in CMR for longer frames. Following things are also to be observed from this
gure. For the word-length < 8, TSPW improves approximately by 28 from the frame-
length 8 to 16. When word-length = 8, as mentioned above, TSPW becomes negative
for frame-length = 8 for the proposed algorithm. However, when frame-length = 16,
TSPW is positive throughout and its improvement over the frame-length 8 for the xed
word-length = 8 is approximately by 222 which increases with the higher word-length
by an approximate amount of 230. Such improvement in TSPW from 28 to 222 to 230
can also be observed as the sharp discontinuity in the Fig. 2.9. This overall analysis
demonstrates that this proposed methodology is suitable for longer frames.
2.8.2 Functional Validation and Error Analysis
To do the functional validation of the proposed methodology a wavelet analysis model
is generated in C language running on a PC. The functional output of the C-model
is compared with the VHDL model of the proposed methodology based architecture.
Throughout the experiment, frame-length is considered as 16. As test vectors, 2;64;000
samples of a female speech signal recorded in real life has been used. The comparison
result is shown in Fig. 2.10. For brevity we have shown only the wavelet coecients
generated at the rst level of resolution for the analysis bank. The result from the C-
model are shown on the left side of Fig. 2.10 while the hardware output as simulated
from VHDL description are shown on the right side. It is evident that the designed
architecture shows functional similarity to the software model.
However, because of xed-point implementation the actual hardware is prone to have
errors due to nite wordlength representation of the input data as well as the truncation
error which gets accumulated at every arithmetic operation. To examine the overall
eect of these sources of error (Fig. 2.11), the probability of error with respect to bit
position derived from the VHDL implementation has been plotted. It is to be noted
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practical purposes. The maximum probability of error (0:18) occurs at 21st bit-position
which physically means that in this case 16-bit wordlength can be considered as a good
practical choice.
Figure 2.10: Comparative study between software and hardware results. Left hand
and right-hand columns represent C-model and VHDL-model generated results respec-
tively. The top row represents wavelet coecients of the rst resolution level and
bottom row represents the reconstructed output.
2.8.3 Comparison with Other Architectures
The proposed architecture is synthesized by Synopsys Design Compiler (DC) using 0:13
m standard cell CMOS technology. The synthesized area and power consumption of the
proposed methodology based architecture are 6:5 mm2 and 46:8 W @ 1 MHz frequency
for VDD = 1:2 V. The power value is obtained by feeding continuously 16-bit 2;64;000
random vectors into the synthesized netlist and applying Synopsys Prime Time.Chapter 2 Memory Reduction Methodology for Discrete Wavelet Transform 30
Figure 2.11: Probability of Error vs Bit Position in the proposed architecture.
Table 2.3 shows the comparison of area requirement and power consumption of the
proposed methodology based DWT/ IDWT architecture with previously proposed ar-
chitectures. Since dierent architectures use dierent technologies it is unfair to compare
them on a one-to-one basis. However, these results are provided to give an insight about
the performance of the proposed methodology based architecture. Most of the results
shown in Table 2.3 are taken from [60]. Table 2.3 shows that the proposed memory re-
duction methodology based DWT/ IDWT architecture compares very favorably in terms
of area and power with respect to the other reported architectures. It is to be noted
that due to unavailability of appropriate memory module in our standard cell library,
the architecture is implemented using registers. We believe that the use of appropriate
memory will reduce the area and power consumption signicantly.
2.8.4 More Results on Architectural Implementation
To give an insight into the performance of the proposed architecture, Fig. 2.12 shows that
latency of Analysis and Synthesis Bank are 12 and 20 cycles respectively. In Fig. 2.12
xn;k corresponds to nth input data to Analysis Bank for kth Data Frame, si;j corresponds
to ith reconstructed data as output of the Synthesis Bank for jth frame, wm
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Table 2.3: Comparisons of the proposed architecture with other reported architectures
Arch- Word Freq- Techn- Area Power
itect- length uency ology [mm2] [mW]
ure [bits] [MHz] [m]
[53] 8 20 1.2 70 500 - 1000
[54] 8 25 0.8 8.5 855
[55]-I 16 50 0.35 25 35.66
[55]-II 16 50 0.35 25 29.43
[56] | | | | 33.90
[58] | | 0.13 | 12.88
[57] 13 { | | 15.15
[60] | 200 0.13 | 9.74
Proposed 16 1 0.13 6.5 0.0468
to pth wavelet in mth stage corresponding to qth frame as output from the Analysis Bank
and input to Synthesis Bank. As can be seen, the rst wavelet output of the rst stage
for the rst data-frame (w1
0;1) appears after 12 clock cycles from the rst input sample
of the rst data-frame (x0;1) as expected following the explanation of the Analysis Bank
in Section 2:6. Then onwards wavelets are available at consecutive clock cycles and the
residue (r4
0;1) after the nal stage for the rst data-frame is available at 27th clock cycle.
This input-output relationship of Analysis Bank is shown in `white'-coloured blocks in
Fig. 2.12. Similarly, it can be seen from `gray'-coloured blocks in Fig. 2.12, the rst
reconstructed data output corresponding to rst data-frame (s0;1) is available after 20
clock cycles from the rst input wavelet (w1
0;1) to the Synthesis Bank corresponding to
rst frame. Then onwards each reconstructed data are obtained at consecutive clock
cycles and last reconstructed data (s15;1) corresponding to rst frame is obtained at
35th cycle.
2.9 Case Study: Fetal ECG Extraction Using WT
One important application of signal processing in healthcare is to extract physiologi-
cal signal from mixed multi-sensory data [67]. Extraction of Fetal Electrocardiogram
(FECG) from abdominal composite signal of mother is an important example of this.
Typically, the recorded signal is the mixture of weak FECG, a strong Maternal ECG
(MECG), and random contaminations due to other non-cardiac sources [68]. Because
of this, extraction of FECG from the composite signal is a challenging problem in signal
processing. Dierent available techniques for ecient detection and extraction of FECG
from the mixed signal are overviewed in [3]. The drawbacks of the available methods are
their simplistic assumptions namely additive model for the composite signal and high
correlation between the thoracic and maternal component of abdominal signal proles
[69]. To solve this problem a robust method has been reported in [69] to extract FECG
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Figure 2.12: Latency in Analysis and Synthesis Bank in the designed architecture
including WT, fuzzy membership function computation, reconstruction which increase
the complexity of the circuit in terms of extensive memory and power requirement.
Here, a VLSI architecture for above mentioned problem is envisaged based on the pro-
posed memory reduction methodology of DWT/IDWT discussed in Section 2:6 and also
presented in [69]. The novelty of this design would be the development of a memory-
ecient, multiplierless, parameterized DWT and IDWT architecture and corresponding
decision-making circuitry which eliminates complex fuzzy membership function compu-
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As discussed in Section 2.8, this approach reduces the hardware complexity and power
consumption signicantly and thus it will be able to reduce the overall complexity of such
FECG extraction architecture. Moreover, since there is no intuitive way to know which
mother wavelet to choose [70], this proposed generic methodology lets the user freedom
to choose any mother wavelet suitable for the application by simply reconguring the
generic memory.
However detailed theoretical background on FECG extraction and its corresponding
architectural description based on the proposed low complexity DWT technique along
with a novel simplied methodology for fuzzy membership function computation unit
will be discussed in Appendix-B from the conceptual point of view. It will be shown
there that the whole FECG extraction system consumes 101:5 W power and occupies
14:2 mm2 silicon area using 0:13 m technology at 1 MHz target frequency at the post-
synthesis level.
2.10 Concluding Remarks
In this chapter, a novel memory reduction methodology of DWT/ IDWT architecture
was proposed. The DWT/ IDWT architecture based on this methodology has been
demonstrated. It has been shown that this proposed architecture resulted in low power
and area consumption. This architecture is generic and can be recongured for any type
of mother wavelet. It has also been shown that the DWT/ IDWT architecture consumes




It has been pointed out in Chapter 1 that in emerging applications such as WSN and
remote health monitoring signal separation is one challenging task. In a large number
of cases, the signal received by a sensor (antenna, microphone etc.) is actually the
mixture of several signal sources. For example, the signal received by an antenna is
a superposition of signals emitted by all the sources which are in its receptive eld.
Generally, sources as well as mixtures are unknown and these are estimated without any
prior knowledge of the sources - this problem is called \Blind Source Separation" (BSS)1
[88]. The lack of prior knowledge about the mixture is compensated by a statistically
strong but often physically plausible assumption of independence between the source
signals. This so-called blindness is not the weakness, but the strength of the BSS model
[89], making it a versatile tool for exploiting the spatial diversity provided by an array
of sensors. Independent Component Analysis (ICA) is a concept which is employed for
solving this BSS problem [101]. ICA has very well been formulated in [90] and [91] and
also its various applications are discussed. In this chapter we investigate the impact of
ICA algorithmic parameters on its corresponding architectural implementation which
will lead to the development of a novel low-complexity 2-dimensional ICA algorithm.
The rest of this chapter is organized as follows. Section 3.1 does a brief literature review
on ICA and its applications and identies FastICA as one of the most popular among
the existing ICA algorithms. Section 3.2 emphasizes on the necessity of the algorithm-
architecture holistic optimization approach of ICA if it has to be applied in the resource
constrained environment. Section 3.3 provides the preliminaries of the conventional
FastICA. Section 3.4 identies the FastICA algorithmic parameters which are believed
1The contents of Section 3.8 - Section 3.10 have partly appeared as \Hardware Ecient Fixed-Point
VLSI Architecture for 2D Kurtotic FastICA" by Acharyya et. al. in 19
th IEEE European Conference on
Circuit Theory and Design and \Hardware Reduction Methodology for 2-Dimensional Kurtotic FastICA
Based on Algorithmic Analysis and Architectural Symmetry" by Acharyya et. al. in IEEE Workshop
on Signal Processing Systems. Please see Appendix-A for further detail.
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to have signicant impact on the corresponding architecture design. Section 3.5 discusses
the basics of statistical data modeling techniques and Section 3.6 presents the generic
signal modeling strategies broadly classifying whole signal domain into stationary and
non-stationary signals. Section 3.7 provides the experimental results showing the impact
of these algorithmic parameters on architecture design and provides a guideline for
the hardware designer for hardware implementation of FastICA. Section 3.8 proposes a
novel algebraic methodology for hardware reduction in 2-D FastICA architecture through
detailed algorithmic analysis and exploiting the resulting architectural symmetry and
Section 3.9 presents the corresponding architectural details. The hardware eciency
is achieved in the proposed methodology through (i) removal of division operation for
eigenvector computation, (ii) replacement of division operations by multiplications and
(iii) reduction of number of multipliers and adders for whitening matrix computation.
In Section 3.10, measures of hardware saving are also provided for generic 2-D FastICA
using the proposed methodology and subsequently, as an example, a 16-bit xed-point
2-D FastICA architecture is developed for frame-length 512 is designed and is shown to
consume signicantly low power and silicon area.
3.1 ICA, Its Applications and FastICA
ICA has potential applications in diverse elds including healthcare [28], [74]. In [92]
the importance of ICA in brain science has been discussed in detail. Thrust has been
given there on developing novel and advanced ICA algorithm to analyze multi-sensory
biomedical signals, especially electroencephalographic (EEG), magnetoencephalographic
(MEG) and electromyographic (EMG). Novel and innovative techniques in BSS are
required in Brain Science since brain sources are unidentied, extremely weak, non-
stationary, distorted by noise and other interferences. On the basis of ICA and other
intelligent algorithms, it is possible in near future to develop and design intelligent
electronic devices or machines that similar to human being will be able to have selective
attention, enhance speech and recognize voices, odors or human faces [92].
In [93] and [7] the application of ICA in healthcare has been described considering
one important task in biomedical signal processing - separating heart sound from lung
sound. Acoustical analysis of lung sounds provides important and helpful information
in the diagnosis and monitoring of lung diseases. But, for the cardiologists, the main
interest is in heart sound and lung sound is considered as noise. So, both of these
signals are of interest for dierent set of medical practitioners. Lung and heart sounds
are considered as independent source signals. So, separating the mixed signals recorded
on the skin is of utmost importance. In [93], the applicability and feasibility of ICA
for such signal processing problem has been studied and in [7], ICA has been applied
successfully for separating these two signals.Chapter 3 Low Complexity 2-Dimensional FastICA 36
Application and quality assessment of dierent available ICA algorithms have been done
in [94] on EEG recordings to separate the independent source signals as well as to
remove the possible artifacts in those recordings. A comparative study of dierent ICA
algorithms - JADE, BS Infomax, FastICA and EGLD ML - has been performed in
terms of absolute activation correlations, variance in the reconstructed signals, absolute
correlation between between source signals and corresponding ICA estimated activations,
Signal to Interference Ratio (SIR), Cross Talk Error (CTE) and CPU processing time
[94]. Depending upon all these gures of merit, the performance of these algorithms has
been classied and it has been found that FastICA is the superior of them all [94] and it
outperforms most of the existing ICA algorithms in terms of terms of higher convergence
speed [75].
According to [95], ICA has recently demonstrated considerable promise in characterizing
functional Magnetic Resonance Imaging (fMRI) data. ICA has been successfully used
in a number of exciting fMRI applications, including the identication of various signal
types such as task and transiently task-related and physiology related signals in the
spatial and temporal domain [95]. ICA especially FastICA can be applied to the feature
extraction of pulse wave of human being [96]. Pulse wave is the rhythmic change of
the inow of blood to the dierent parts of the body in the form of waves as measured
from the outside of the body. This wave is modied by the physiological conditions such
as the heart beat, the circulation of the blood, and changes in the state of the minor
artery system, which leads to the distortion of the shape of the waves [96]. FastICA can
be successfully applied to remove out these distortions and get back the original pulse
wave.
ICA can also be applied in Electrocardiography (ECG) [74]. Routinely recorded ECG
are often corrupted by dierent types of artefacts and many methods have been made
to enhance their quality by reducing the noise and artefacts [6]. ICA has shown tremen-
dous potential for artefacts removal and has been successfully used in [6], [156]. ICA can
also be applied to separate spinal cord motor signals [97]. ICA has also got potential
applications in detecting fetal arrhythmias from fetal Magnetocardiographs (fMCG) ob-
tained by ultra-sonographic imaging [98]. Besides, other applications of ICA algorithm
has been well depicted in [99] and part IV of the book [100] with necessary minute detail
including feature extraction, brain imaging, telecommunication and multiuser detection.
3.2 Necessity for Algorithm-Architecture Holistic Optimiza-
tion for ICA
Although dierent algorithms for ICA have been reported, the FastICA algorithm has
been shown to have advantage in terms of convergence speed [75]. Till now, most of
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in that case, such methods can not be applied in real time applications. In the last
section we have already seen that FastICA can be used broadly in biomedical signal
processing especially to identify artifact and interference from the noisy sensory data
of EEG, ECG, MEG etc.. So, architectural studies would be ideal for the hardware
implementation of this algorithm [73] so that it can be applied in such real time signal
processing applications. In [73], it has been identied that VLSI implementation of
ICA algorithm requires extremely ecient hardware designs and sucient IC resources
and it has been anticipated that due to the rapid growth in VLSI industries, signicant
solutions of complex ICA algorithms will be possible. However there have been very
few studies about the real-time implementation of ICA in hardware and so there was no
publication on VLSI implementation of FastICA algorithm even a year ago. One reason
behind it may be FastICA in its present form requires complex mathematical operations
including division, square root evaluation and multiplication and thus demands large
silicon area and power consumption and thus is not suitable for resource constrained
applications like mobile healthcare because the body-worn sensors are typically battery
powered, unobtrusive, tiny and are expected to operate for long time.
Recently, the rst VLSI implementation of FastICA based on oating-point arithmetic
has been reported in [76]. This is direct algorithm into architecture mapping and
such implementation contributes signicantly to the silicon area and consume signi-
cant power. Thus xed-point arithmetic may be an optimal choice for low complexity
hardware design of FastICA although a compromise with accuracy may be necessary.
However, given the assiduous attention the FastICA algorithm has received over the last
decade, we believe, there are still potential gaps in algorithm and architecture holistic
optimization approach. Therefore it is essential to perform a thorough analysis of the
impact of several algorithmic parameters on the corresponding architecture and we be-
lieve, this can lead to optimum implementation of FastICA. Unfortunately, to the best of
our knowledge, no clear procedure exists so far which can be used straightway to perform
such analysis. This motivates us to propose a generalized procedure for such analysis
on algorithm-architecture holistic optimization approach which can be used as hardware
designer's guideline for implementation of FastICA on hardware in an optimum fashion.
Based on this procedure, later on in this chapter we will perform our initial research
study on designing a low complexity xed-point arithmetic based VLSI architecture for
FastICA algorithm and show that it will consume low power and occupy small silicon
area.
3.3 Preliminaries of FastICA
Denoting independent sources by S, mixed signal (X) can be dened as [76]:
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where, n = number of independent sources, X = fxig, S = fsig, i 2 (1;n) ; A is a full-
rank nn mixing matrix; si = fsi;jg, xi = fxi;jg where j 2 (1;m) and m is equal to the
frame-length. FastICA comprises of two steps - Preprocessing and FastICA Iteration.
3.3.1 Preprocessing
Preprocessing can further be divided into to steps - Centering and Whitening. In Cen-
tering, mean vector of xi;j is computed and then subtracted from xi;j to make the mixed
signal a zero-mean matrix. It can be represented as [101],[99]:
xi;j = xi;j   E[xi;j] (3.2)
where 8i 2 (1;n), j 2 (1;m).
The next preprocessing step is whitening which linearly transforms vector X into a new
vector Z which is white, i.e., its components are uncorrelated and their variances are
equal to unity. One way to do this is Eigen Value Decomposition (EVD) which can be
dened as [101],[99]:
E[XXT] = CX = EDET (3.3)
where CX is the covariance matrix of X; E = feig is the orthogonal matrix of eigenvec-
tors ei of CX and D = diag(fdig) is the diagonal matrix of its eigenvalues 8i 2 (1;n).
The whitening process can be described by [101],[99]:
Z = PX (3.4)
where Z = fzig and P is the whitening matrix and can be dened as [101],[99]:
P = D 1=2  ET (3.5)
The utility of whitening resides in the reduction of number of parameters to be estimated
[101],[99].
3.3.2 FastICA Iteration
The FastICA algorithm produces the estimated output vector (b S) from the whitened
mixed signal vector (Z)by estimating the unmixing matrix B of dimension nn which
can be dened as [101],[99]:
b S = BTZ (3.6)
The kth column of B represents the weight vector wk associated with kth estimated
IC where k 2 (1;n). FastICA algorithm for estimating n ICs can be given as followsChapter 3 Low Complexity 2-Dimensional FastICA 39
[101],[99]:
(i) Choose n, the number of ICs to estimate and set counter k   1.
(ii) Choose an initial value of unit norm of wk.
(iii) FastICA introduces the optimized contrast function (g) within the basic iterative
equation as follows:
wk   EfZ _ g(wk
TZ)g   Ef g(wk
TZ)gwk (3.7)
where _ g and  g are the rst and second derivative of contrast function g respectively.
Using Kurtosis-based contrast function in (3.7) we get [101],[99]:
wk   EfZ(wk 1
TZ)
3
g   3wk 1 (3.8)
(iv) To prevent dierent weight vectors wk from converging to the same maxima, the
next step is to orthogonalize the vectors after every iteration. Considering the
deationary orthogonalization and following Gram-Schmidt orthogonalization, this
step can be dened as [101],[99]:





(v) Normalize wk as follows [101],[99]:
wk   wk=kwkk (3.10)
(vi) If wk has not converged, go back to step (iii), if converged go to next step.
(vii) Set k   k + 1. If k  n, go back to step (ii).
Now using computed B in (3.6) estimated output b S is obtained. The detailed procedure
and corresponding block diagrams can be found in [76] and [77].
3.4 Identication of FastICA Algorithmic Parameters from
Architectural Perspective
In this section three important FastICA algorithmic parameters are identied which
are believed to have tremendous impact on corresponding architectural implementation.Chapter 3 Low Complexity 2-Dimensional FastICA 40
These parameters are - frame-length, Convergence Accuracy and Iteration of Conver-
gence.
3.4.1 Frame-length
Keeping the convergence threshold xed, with the increase in frame-length iteration steps
for convergence decreases [102]. From the point of view of algorithm, this essentially
means increasing frame-length requires less computation time. But from architectural
implementation point of view, advantage obtained due to this improved computation
speed may get negated because of more hardware requirement in terms of memory
and arithmetic operations. Thus it is essential to reach one point where algorithmic
performance and its corresponding architectural implementation is optimum.
3.4.2 Convergence Accuracy
In practice, convergence accuracy can be dened as the degree of closeness between
two vectors. Referring back to the last section, let us consider wk and wk 1 be the
normalized vectors computed after kth and (k  1)th FastICA iteration. wk converges if
the angle  between wk and wk 1 is less than or equal to the pre-dened convergence
threshold  (please see Fig. 3.1). If this condition is not met i.e. if  < , it is decided
that wk has not yet converged and further iteration is required.
Figure 3.1: Concept of Convergence Accuracy in 2-Dimensional (2D) FastICA. 
denotes the convergence basin. Decreasing value of  indicates more accuracy of con-
vergence.
Convergence threshold  is a measure of convergence accuracy because smaller is the ,
higher is the convergence accuracy. Keeping the frame-length xed, if the convergence
accuracy is improved by decreasing , number of iteration steps for convergence will alsoChapter 3 Low Complexity 2-Dimensional FastICA 41
increase. Thus convergence threshold is an essential parameter which has eects on both
- algorithmic performance in terms of computational speed as well as on architectural
implementation in terms of hardware requirement.
3.4.3 Iteration of Convergence
It has been mentioned in the last section that FastICA needs to perform a number of
iterations unless a pre-dened convergence accuracy is achieved. The problem is that in
general the number of necessary iterations depends on the nature of data, so it cannot
be given in advance. Unlike software implementation, in hardware design on the y
allocation of extra resources for extra iteration stage is not possible. These iterations of
convergence make FastICA a computational demanding algorithm, requires a signicant
amount of hardware resources such as multipliers, adders and memory space. To realize
the FastICA for real time signal processing, a nite number of iterations of convergence
should be estimated prior to the implementation.
The impact of these afore-mentioned FastICA algorithmic parameters on its correspond-
ing architectural implementation will shortly be investigated. But prior to that, statis-
tical approach of data modeling will be discussed in brief because it is necessary for
developing the generic signal models which will be used for the intended investigation.
3.5 Basics of Statistical Data Modeling
Statistical methodology involves the collection, analysis, interpretation, and presentation
of data. In this section, basic concepts associated with statistical data analysis are
presented in brief.
3.5.1 Random Number Generator (RNG)
Generation of quality random number sequence having attributes of non-repeatability
and non-predictability is crucial for statistical simulations [104]. In the early 20th century
people started the use of random numbers for dierent scientic applications. Initially
they used mechanical devices to generate random number sequence. As the technology
advanced, computers were used to eciently generate the random number sequences.
Some essential properties for good RNGs are as follows:
Long Period: The period length of RNGs should be large, to reliably generate random
numbers for simulations.
Uniformity: This is a fundamental requirement for good RNGs, which has a wide
period length to produce a uniform random sequence.Chapter 3 Low Complexity 2-Dimensional FastICA 42
Eciency: The generation method for random numbers should take only few arithmetic
operations.
3.5.1.1 Linear Congruential Generator (LCG)
Derrick Henry Lehmer in 1949 introduced the linear Congruential method to generate
the random numbers. This algorithm is based on a simple mathematically formula
dened as: Xn+1 = (aXn + c) mod m, where Xn is the sequence of random values and
a, c and m are the non-negative co-ecients for the RNG. The LCG is dependent on the
choice of coecients values. This algorithm is still in use in less sensitive applications
[103].
3.5.1.2 Linear Feedback Shift Register (LFSR)
Linear feedback shift registers (LFSRs) are one class of RNGs widely used for low power
and high speed applications. A linear feedback shift register is a mechanism to generate
a random bit stream [105]. The shifts registers are connected in series and known as
cells. The registers are set by some initialization vector. The content of registers is
controlled by clock and on every instant of clock; the content of shift registers is moved
by one position to right. Feedback mechanism is controlled by XOR function to ensure
the generation of random bit sequence. The implementation of LFSR is very easy and
straight forward both in software and hardware [105].
3.5.1.3 The Mersenne Twister RNG
In 1998, Makoto Matsumoto and Takuji Nishimura proposed the Mersenne twister al-
gorithm. Within few years time the Mersenne twister has been recognized as a fast and
ecient RNG. The algorithm has a long period length of 219937 1 and 623-dimensional
equi-distribution up to 32 bit accuracy while consuming a working area of only 624 words
[106]. It is a modied version of Twisted Generalized Feedback Shift Register RNG.
3.5.2 RNG to be Used for the Generic Signal Modeling
In this research study, the Mersenne Twister algorithm is used for generation of random
samples for the simulation in order to ensure that the repetition period is long enough
for generation of random signals eectively satisfying the property of independence.
Let N be the number of random numbers required for one signal generation and M be the
period length of RNG. So for K number of signals: K = M=N, where M = 4:3106001
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for the generation of one signal where each signal consist of 2048 samples. Therefore
K = 1:3  105997 number of signals can be generated.
3.5.3 Monte Carlo Approach and Condence Interval
Monte Carlo Simulation is an important tool in modern scientic research for solving
the complex numerical mathematical problems by performing statistical sampling ex-
periments on a computer. It allows modeling of complex systems to determine the
performance parameters by simulating the uncertainty. The researchers may need to
predict the likelihood of failure of system, which need to work over long period of time
[103]. Monte Carlo Simulation uses the random numbers to conduct the experiments. It
depends on one essential assumption that RNG gives enough random numbers for the
simulation. Simulation is a sampling method; therefore reliability of results is a critical
issue. The principles associated with Monte Carlo approach for yielding the reliable
results are as follows:
Generation: The generation of random numbers is pivotal for reliable Monte Carlo
simulation. The period of RNG should be wide enough to ensure the independence
of random numbers. The approximation of performance parameters of system model,
which are under investigation, has a greater impact of true random numbers.
Eciency: Eciency of the simulation is important for predicting the failure or success
of the system. Therefore, realistic eciency criteria should be decided for the system
model to yield the required result in a very short span of time [107].
Accuracy: Accuracy of Monte Carlo simulation depends on the size of samples selected
for the estimation of parameters. The accuracy of simulation requires a large set of
random samples to approximate the true behaviour of the system.
But due to time and resources constraints, in practice it is impossible to perform Monte
Carlo simulation with a large set of random samples. Therefore, to determine the ac-
curacy of Monte Carlo simulation a mathematical function- Condence interval is used
[108]. Some terminologies associated with the condence interval are dened as follows:
Population: It can be dened as an entire collection of entities from which statistical
inference can be drawn.
Samples: It can be dened as a collection of selected units of population.
Condence Level: It is a probability value related to the con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3.6 Proposed Generic Signal Model: Stationary and Non-
stationary
In many scientic analyses, researchers need to represent a signal in such a way that the
synthetic version of the signal is as close to the original one as possible. In this research
the whole signal set is classied into two domains - stationary and non-stationary.
3.6.1 Stationary Signal Modeling
Figure 3.2: Stationary signal generation ow diagram developed for the experiment.
Stationary signals are constant in their statistical parameters over time i.e. their joint
probability distribution does not change when shifted in time or space. Fourier series isChapter 3 Low Complexity 2-Dimensional FastICA 45
an established method for representation of stationary signals.
Fourier theory describes that a signal can be expressed as the sum of a series of sines and
cosines known as the basis functions for Fourier series. Mathematically Fourier series

























where a0, an and bn are known as coecients of Fourier series and n = 1;2;3:::N.
The stationary signals generation process is shown in Fig. 3.2. Initially random num-
bers are generated using Mersenne Twister algorithm, which have long period length
to ensure the independence of the generated signals. Then these random numbers are
used as a numerical values for Fourier coecients a0,an and bn. Referring the Fourier
series equation shown above, without any loss of generality n is arbitrarily chosen 5 for
generating one sample value for our experiments. Considering S be the collection of
2048 data-samples for one stationary signal, this process is continued till 1000 random
stationary signals are generated.
3.6.2 Non-Stationary Signal Modeling
However, most of the real life signals encountered in practice in various application
areas, such as wireless communication, biomedical science, acoustic signals, radar and
sonar signals [110], does not satisfy this stationarity assumption. This puts emphasis on
the investigation of time-frequency representation of the non-stationary signals which
exhibit time-varying properties where the signal statistics evolve with time. Since the
basis functions of the Fourier series are \Sine" and \Cosine" functions which are localized
in frequency but not in time, Fourier series may not be the suitable one for representation
of such signals because Fourier series can only provide the frequency resolution but no
time resolution [109]. Therefore it is important to model the non-stationary signal in a
dierent way.
Several methods have been proposed in literature to analyze the time-varying signals.
Wigner distribution (WD), short time Fourier transform (STFT) and Wavelet Transform
(WT) are widely known methods to solve the representation problem of time-varying
signals. The Wigner distribution method is suitable for those time-varying signals which
are concentrated in only one region of the time-frequency plane. Thus, WD method can-Chapter 3 Low Complexity 2-Dimensional FastICA 46
Figure 3.3: Non-stationary signal generation ow diagram developed for the experi-
ment.
not distinguish between two closely spaced components and is not appropriate method
for analysis of multicomponent non-stationary signals [111].
Among all these afore-mentioned techniques, WT, thanks to its good time-frequency
localization property, has been receiving more and more attention for modeling non-
stationary processes [112], [113], [114]. Here also WT concept will be used for modeling
non-stationary signals in generic fashion. Wavelet theory is already discussed in the last
chapter, however the generation of non-stationary signals using wavelets is discussed
below.
We have used Symlet and Daubechies wavelets to generate the non-stationary signals.
This non-stationary signal generation process is shown in Fig. 3.3. Like stationary sig-Chapter 3 Low Complexity 2-Dimensional FastICA 47
nals generation using Fourier method, here also random numbers are generated using
Mersenne Twister algorithm. Then these random number are used as numerical val-
ues for Wavelets coecients. Recalling the basic wavelet analysis and synthesis bank
equations from the last chapter, the lter coecients are generated using Matlab. Con-
sidering S be the collection of 2048 data-samples for one non-stationary signal, this
process is continued till 1000 random non-stationary signals are generated.
3.7 Impact of Algorithmic Parameters on Architecture De-
sign: Experimental Results and Discussion
This section investigates how the variation of the algorithmic parameters, identied in
section 3.4, has profound eect on the corresponding architecture design in terms of
hardware complexity and computational delay using our simulation based experiments.
Here Transistor Count (TC) is chosen as a metric to represent hardware complexity and
delay of a NAND Gate is considered as a metric to represent the computational delay.
It is validated further by providing the post-synthesis results in terms of silicon area and
power consumption variation with the variation of these parameters. After that, based
on our generic stationary and non-stationary signal modeling, discussed above, we will
present the experimental results which we believe can be used as initial guidelines prior
to the hardware implementation of FastICA. All the experimental results to be shown
here have condence level  95%.
Although the experimental results to be shown are carried out only on FastICA, this
approach can be followed for hardware implementation of any type of ICA algorithms.
However, our main aim here is to present an initial guidelines which, if followed before
architecture design, could lead to optimum hardware implementation.
3.7.1 Algorithmic Impact on Architecture
Fig. 3.4 shows the variation of transistor counts with dierent frame-length under prac-
tical consideration of four dierent data-bus width - 4, 8, 16 and 32. We also consider
TC (detailed discussion on its justication and derivation is intentionally deferred until
section 3.10) is a representative of hardware complexity.
In Fig. 3.4 four separate graphs are plotted for four dierent data-bus width. Each of
the graphs clearly shows that with the increase of frame-length, hardware complexity
increases signicantly. Another important point to be noted from Fig. 3.4(a)-(d) is that
the hardware complexity increases signicantly with the increase of data-bus width for
a speci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Figure 3.4: Transistor counts versus the iteration of convergence for (a) data-bus
width = 4, (b) data-bus width = 8, (c) data-bus width = 16 and (d) data-bus width =
32.Chapter 3 Low Complexity 2-Dimensional FastICA 49
Figure 3.5: Computational Delay versus the iteration of convergence for (a) data-bus
width = 4, (b) data-bus width = 8, (c) data-bus width = 16 and (d) data-bus width =
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Figure 3.6: Synthesized results with dierent frame-lengths and data-bus width =
16. (a) Core Area in mm2 and (b) Power in mW.
Similarly the delay of a standard two-input NAND gate (will be discussed in detail in
section 3.10) has been considered as the fundamental unit for calculating the compu-
tational delay of the algorithm when mapped into the architecture. Like Fig. 3.4, the
variation of computational delay with respect to dierent frame-length under four dif-
ferent data-bus width is shown in Fig. 3.5. It can be observed that this delay increases
signicantly with the increase of frame-length for a specic data-bus width. Comparing
Fig. 3.5(a)-(d), it can again be noted that the delay increase even with the increase of
data-bus width for a particular frame-length.
The optimized 2D FastICA architecture (to be proposed in section 3.8) has been designed
using VHDL in RTL level and has been simulated and synthesized using available in-
dustry standard CAD tools (for detailed discussion please see section 3.10.4). Fig. 3.6
shows the variation of the post-synthesis area and power consumption for four dier-
ent frame-length considering iteration of convergence as 5 and convergence threshold as
 = 1o when the data-bus width is kept constant at 16. This gure clearly shows that
with the increase in the frame-length, consumption of hardware resources in terms of
area and power increases signicantly.
Similarly same set of experiments can be run considering dierent iteration of conver-
gence and for dierent values for convergence accuracy and the variation of hardware
complexity and computational delay can be derived and post-synthesis results can be
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3.7.2 Experimental Results
To the best of our knowledge there exists not a single reported study on algorithm-
architecture holistic optimization approach for any of the existing ICA algorithms. So
the main motivation behind this research is to present a generalized procedure which we
believe is the rst of its kind and can be adopted for any ICA algorithm and may lead
to the development of design guidelines for the hardware designers. For that purpose,
without any loss of generality, we have considered conventional 2D FastICA for our
experiments and all results are obtained based on the generic signal modeling as discussed
in section 3.6.
Since the whole signal domain has broadly been classied into two classes - stationary
and non-stationary as mentioned in section 3.6, under the assumption of 2D, these two
generic classes can be mixed in the following three ways -
category 1: Two stationary signals (considered as the independent sources) are mixed
together randomly to produce the mixed signals,
category 2: Two non-stationary signals (both are considered as the independent sources)
are mixed together randomly to generate mixed signals and
category 3: One non-stationary and another stationary (both are considered as indepen-
dent sources) are mixed together randomly to generate mixed signals.
The left-most column of Fig. 3.7 and 3.8 represents the variation of iteration of con-
vergence for afore-mentioned category-1 with dierence accuracy of convergence range
for dierent frame-length. Similarly the middle and the right-most column of Fig. 3.7
and 3.8 represent the variation of the iteration of convergence with dierent accuracy
of convergence and frame-length for afore-mentioned category-2 and category-3 respec-
tively. It is to be noted that ve dierent convergence accuracy values have been chosen
viz. 10, 0:80, 0:60, 0:40 and 0:20 and frame-lengths are considered as 128, 256, 512,
1024 and 2048 for experimental purpose. However same set of experiments can be run
with dierent set of values and dierent results can be obtained, however the underlying
principle as well as the trend of the results will remain the same.
As per the denitions of dierent categories mentioned above, the independent sources
are mixed with random weights generated using Mersenne Twister RNG. The left, middle
and right-most column of Fig. 3.7 and 3.8 show the variation of iteration of convergence
with dierent degree of convergence accuracy for dierent frame-length for category-1,
category-2 and category-3. It can be observed that if convergence accuracy is increased
i.e. if the convergence threshold  (as shown in Fig. 3.1) is made smaller from 10
towards 0:20, FastICA needs more iterations for convergence for all three categories.
The \black coloured boxes" and \grey coloured boxes" in the gures represent the mean
and standard deviation of the iteration of convergence values obtained after running
Monte Carlo simulation with  95% con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Figure 3.7: Iteration of Convergence with Mean and Standard Deviation under the
above mentioned categories of the generic signal model with dierent levels of con-
vergence accuracy. (a) Category - 1 and frame-length = 128, (b) Category - 2 and
frame-length = 128, (c) Category - 3 and frame-length = 128, (d) Category - 1 and
frame-length = 256, (e) Category - 2 and frame-length = 256, (f) Category - 3 and
frame-length = 256, (g) Category - 1 and frame-length = 512, (h) Category - 2 and
frame-length = 512 and (i) Category - 3 and frame-length = 512.Chapter 3 Low Complexity 2-Dimensional FastICA 53
Figure 3.8: Iteration of Convergence with Mean and Standard Deviation under
the above mentioned categories of the generic signal model with dierent levels of
convergence accuracy. (a) Category - 1 and frame-length = 1024, (b) Category - 2 and
frame-length = 1024, (c) Category - 3 and frame-length = 1024, (d) Category - 1 and
frame-length = 2048, (e) Category - 2 and frame-length = 2048, (f) Category - 3 and
frame-length = 2048.
gures that for a specic frame-length, iteration of convergence necessary to meet a
particular convergence accuracy may be dierent for these three dierent categories.
3.8 Proposed Algebraic Methodology for Hardware Com-
plexity Reduction of 2D FastICA
From operational point of view, as already mentioned in Section 3.3, FastICA consists
of two main steps : Preprocessing and FastICA Iteration. The hardware reduction
methodology to be outlined in this Section deals mainly with the FastICA Preprocessing
unit which involves EVD. For 2D FastICA, considering Cij (where i = 0;1 and j = 0;1)
as the elements of CX (as shown in (3.3)), its characteristic equation can be given as:
(C00   )  (C11   )   C01C10 = 0 (3.11)Chapter 3 Low Complexity 2-Dimensional FastICA 54
where  = d1;d2 are the eigen values. Since CX is a symmetric matrix, C01 = C10.
Using this in (3.11) and simplifying we get:
d1;d2 =

(C00 + C11) 
q




Proposition 3:1. Denoting mi = (di  C00)=C01, the eigenvector (ei) corresponding to di
will be given by :
ei = [1 mi]T;where i = 1;2 (3.13)
Proof. The proof follows directly from the rst proposition of [78]. 
This technique of eigenvector estimation saves the computational resource for all 2  2
real matrices [78]. In terms of di, (3.13) can be written as:
ei = [1 (di   C00)=C01]T (3.14)
Proposition 3:2. If [di;ei] is the eigenpair of CX, [di;ei] will also become eigenpair of
CX, where  is the real scalar quantity 6= 0.
Proof. Proof follows from the section 5:7:2 of [79]. 
From (3.14) we observe that the denominator C01 of ei remains xed for a frame and
thus can be treated as a scalar quantity. Therefore, using Proposition 3:2, (3.14) can be
modied as:
ei = [C01 (di   C00)]T (3.15)









d1   C00 d2   C00
#
(3.16)
Comparing (3.14) and (3.16) it can be noted that the required division operation can
be removed completely from the eigenvector computation. Using the normalized form











































Since the denominators of Z1 and Z2 are constants for a particular frame, its inverse
value can be computed only once at the beginning of each frame. This value can be usedChapter 3 Low Complexity 2-Dimensional FastICA 55
repeatedly as a multiplication factor for the rest of that frame and thereby translating
divisions into multiplications and resulting into hardware and operating speed eciency
since the hardware cost of a divider is much higher than that of a multiplier and at the
same time incurs more delay than a multiplier.
Figure 3.9: Overview of 2D FastICA Architecture
3.9 Architectural Overview of Proposed Methodology - 2D
FastICA
The block diagram of the complete FastICA architecture is shown in Fig. 3.9. It consists
of two main blocks - Preprocessing and FastICA. The preprocessing has two units -
Centering and Whitening and their operation is to make the incoming data a zero mean
variable and decorrelate these zero mean signals. The FastICA block estimates the nal
output vector.
It is clear from Fig. 3.9 that the direct implementation of the complete architecture re-
quires complex arithmetic operations like division, square root evaluation, multiplication
and normalization which makes it area and power inecient. Thus we pay special at-
tention to optimize dierent arithmetic units and at the same time use the architectural
symmetry to reduce number of arithmetic operations wherever possible.
To show the eectiveness of the proposed hardware reduction methodology in 2D Kur-
totic FastICA architecture here we present a xed-point architectural design of it con-
sidering incoming data frame-length = 512 and wordlength = 16 bits as an example.
The generic performance analysis is provided in next Section. Owing to the number of
arithmetic operations and xed-point nature of the implementation it is expected that
the numerical error may be signicantly high. To combat this eect we have introduced
suitable Scaling Factor (SF) and variable databus width wherever necessary (as shown in
the subsequent gures). The implementation of the Centering Unit is done by accumu-
lating the incoming data samples and then shifting the accumulated sum to the right by
nine bits (division by the frame-length = 512 = 29). Fig. 3.10(a) shows the architecture
of the eigenvalue computation unit following (3.12). The term 4C01
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using a squaring multiplier and shifting the result to left by two bits. The non-restoring
square root algorithm [80] has been followed here to implement the square root circuit.
Finally d1 and d2 are obtained by shifting the numerator of (3.12) right by one bit. The
simplied divider-less architecture for eigenvector computation unit following (3.16) is
shown in Fig. 3.10(b).
The block diagram of the architecture for computing whitened data matrix Z following
(3.18) is shown in Fig. 3.11(a). To maintain the accuracy while applying the inversion
operation (See the paragraph next to (3.18)), decimal 1 has been represented by 215
and this inversion has been done following the approach presented in [81]. The constant
multiplication factor (as mentioned above) is shown as the \inverse divisor" in Fig.
3.11(a). The variable wordlengths adopted at dierent parts of this circuit are also
shown in Fig. 3.11(a).
Figure 3.10: Proposed divider-less architecture for (a) eigenvalue and (b) eigenvector
computation.
Exploiting the datapath symmetry the section shown in the dashed line segment can be
further optimised as shown in Fig. 3.11(b) where three multipliers have been replaced
by three simple multiplexers reducing the hardware cost further. Fig. 3.12(a) shows the
block diagram of wk computation unit within FastICA Iteration block. Computation of
wk based on Kurtosis contrast function involves computing 4th power of the whitened
data. Since the output wordlength of the whitening unit is 32 bits, we use 64-bit internal
wordlength for the wk computation unit. The eect of inclusion of the SF (= 216) before
square-rooting (Fig. 3.11(a)), after each arithmetic operation inside the FastICA block
is clearly shown in Fig. 3.12(a). However from practical word-length consideration,
when the overall data scaling reaches 224 (shown in the sub-block (a-2) of Fig. 3.12(a)),
we downscaled it by 16-bit. The block diagrams of the projection and normalizationChapter 3 Low Complexity 2-Dimensional FastICA 57
Figure 3.11: (a) Proposed architecture of the Whitening block replacing dividers by
multipliers, (b) optimized architecture of the segment surrounded by dashed line in (a)
exploiting datapath symmetry.
units are shown in Fig. 3.12(b) and Fig. 3.12(c) respectively following the projection
equation given in [77]. The normalization operation of wk in the normalization unit
raises the same concern of loosing the information contained in the fractional part of
the normalized data as discussed earlier in this section. To overcome this problem, as
shown in Fig.3.12(c), an SF = 231 is introduced in the design.
3.10 Performance Analysis of the Proposed Methodology
- 2D FastICA
In this Section we analyze the performance gain attainable by 2D Kurtotic FastICA
using the hardware reduction methodology described in the previous Sections. In par-
ticular we concentrate on hardware saving and operational speed-up. Throughout the
analysis we keep a generalized view of frame-length K, wordlength n and the maximum
number of Iteration of Convergence (IOC) as M. However, since implementation of
dierent arithmetic unit can be done in dierent ways, we present our results basedChapter 3 Low Complexity 2-Dimensional FastICA 58
Figure 3.12: Fixed-point architecture of (a) wk computation, (b) Projection and (c)
Normalization unit. `wi;k P' and `wi;k norm' represent \projected" and \normalized"
wi;k respectively.
on the number of arithmetic operation considering a at unfolded architecture without
resource sharing or parallel computing capability. Also to provide a comparison on a
Table 3.1: Comparison in terms of number of arithmetic operations.
Arch Addition Multiplication Division
Direct[76] 9K + 6KM 11K + 12KM 7 + 2K
+2M +19M + 8 +6M
Proposed 9K + 6KM 13K + 11KM 2 + 2M
+5M +14M + 5
Gain  3M  (2K   KM +5 + 2K
 5M   3) +4M
uniform platform we consider only Ripple Carry Adder (RCA), Conventional Array Mul-
tiplier (CAM) and Nonrestoring Array Divider (NAD) as the means of implementingChapter 3 Low Complexity 2-Dimensional FastICA 59
the arithmetic operations. Additionally it has been considered that the complexity of a
multiplier used for squaring is half of the complexity of a full multiplier multiplying two
dierent terms and the delay of a squaring multiplier is 80% to that of a full multiplier
[82]. Also to the best our knowledge only one hardware implementation of 2D Kurtotic
FastICA exists in literature (see [76]). Thus we compare the performance gain of the
proposed method with this one only considering its possible xed-point implementation.
3.10.1 Hardware Reduction
Table 3.1 shows the total number of arithmetic operations involved in the direct-mapping
based architecture [76] and the proposed one. Since both of these schemes involve same
number of subtraction and square rooting operations, they have been omitted from
the Table 3.1. It can also be observed from Table 3.1 that the proposed methodology
reduces (5+2K +4M) number of division operations at the cost of 3M number of more
addition and (2K   KM   5M   3M) number of more multiplications. Considering a
n-bit RCA requires n Full Adders (FA) (in a simplied view) [83], n  n CAM requires
n(n   2) FA plus n Half Adders (HA) and n2 AND gates [84]. Similarly one n  n
NAD consists of 0:5  n(3n   1) FA and 0:5  n(3n   1) XOR gates [85]. In addition,
considering one FA cell requires 24 transistors, one HA cell and one two input XOR
gates consists of 12 transistors and a two input AND gates consists of 6 transistors [62],
we can calculate TCA = 24n, TCM = 6n(5n   6) and TCD = 18n(3n   1), where TC
are the transistor counts for RCA, CAM and NAD respectively. Putting the values of
TCA, TCM and TCD in Table 3.1, we get Transistor Savings due to reduction of Divider
TSD = (5+2K+4M)TCD, Adder Penalty (AP) = 3M TCA and Multiplier Penalty
(MP) = (2K   KM   5M   3)  TCM. Hence, the eective Transistor Saving (TS)
can be given by:
TS = TSD   (AP + MP) (3.19)
Replacing the value of TSD, AP and MP in (3.19) as derived above, we get:
TS = [(360n + 48Kn + 366Mn + 30KMn
+ 36K)   (198 + 324M + 36KM)]n
(3.20)
Using a metric Transistor Saving Per Wordlength (TSPW) [86], from (3.20), we can
nd:
TSPW = [(360n + 48Kn + 366Mn + 30KMn
+ 36K)   (198 + 324M + 36KM)]
(3.21)
It can be observed from (3.21), TSPW is a function of the wordlength (n), frame-length
(K) and IOC (M). Fig. 3.13(a) shows the variation of TSPW with n and K keeping
M = 5 (as considered in the example architecture) where the range of K is consideredChapter 3 Low Complexity 2-Dimensional FastICA 60
Figure 3.13: (a) Variation of TSPW with Frame-length and wordlength for xed
IOC = 5 , (b) Variation of TSPW with IOC and wordlength for xed framelength =
512.
from 64 to 4096. It can be seen from Fig. 3.13(a) that as K varies the TSPW increases
exponentially (in dyadic space) resulting in signicant hardware saving. Another point
to be noted is that as K increases the AP and MP will become signicant causing the
gradual decrement of the rate of exponential growth of TSPW. In Fig. 3.13(b) TSPW
is plotted for xed K = 512 with range of M from 1 to 10. As shown in Fig. 3.13(b)
the variation of TSPW with M increases linearly. However, since in this case the AP
and MP will also increase linearly, the slope of rate of growth of TSPW decreases slowly.
3.10.2 Delay Analysis
To compute the delay of the proposed methodology based architecture we follow [83]
which uses 4 as the delay of a 2-input NAND gate. According to this convention
the delay for n-bit RCA, CAM and NAD respectively can be given as DLA = 2n4,
DLM = 8n4 [83] and DLD = (3n+2)n4 [85]. The total number of multipliers shown in
Table 3.1 includes (13K+10KM+12M+2) full multipliers plus (2KM+4M+6) squaringChapter 3 Low Complexity 2-Dimensional FastICA 61
multipliers. As mentioned earlier in this Section, the delay of a squaring multiplier is
80% of a full multiplier delay, therefore the penalty due to squaring multiplier can be
translated in terms of full multiplier. Using these values in Table 3.1, the eective Delay
Figure 3.14: (a) Variation of Normalized DGPW with Frame-length and wordlength
for xed IOC = 5 , (b) Variation of normalized DGPW with IOC and wordlength for
xed framelength = 512.
Gain (DG) can be given by:
DG = (5 + 2K + 4M)  DLD   3M  DLA
  0:2(10K   2KM   19M   6)  DLM
(3.22)
Using the values of DLA, DLM and DLD in (3.22) as mentioned above, DG can further
be written as:
DG = [(15n + 6nK + 12Mn + 19:6 + 32:4M
+ 3:2KM)   (12K)]n4
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More specically, from (3.23), we dene a new metric called Delay Gain Per Wordlength
(DGPW) as:
DGPW = [(15n + 6nK + 12Mn + 19:6
+ 32:4M + 3:2KM)   (12K)]4
(3.24)
Fig. 3.14(a) shows the variation of normalized DGPW with n and K for M = 5. Like
Fig 3.13(a), Fig 3.14(a) also shows the exponential increase in normalized DGPW at
decremental rate with the increase of K. Fig. 3.14(b) shows the variation of normalized
DGPW with n and M for K = 512 showing the smooth linear growth of normalized
DGPW.
3.10.3 Functional Validation and Error Analysis
To do the functional validation of the proposed architecture, we generated a C-model of
the FastICA algorithm which is compared with the corresponding Verilog model of the
proposed methodology based architecture. As test vectors, we have chosen the data sam-
ples as given in [87] equivalent to one frame-length. The estimated outputs from the C
model and Verilog model are shown in the left and right side of the Fig. 3.15 respectively.
As can be seen from Fig. 3.15, there is close correlation between the waveforms con-
rming correct functionality of the proposed xed-point FastICA architecture. However,
because of the xed-point implementation, the actual hardware is prone to numerical
errors due to the nite wordlength and quantization eects, which gets accumulated at
every arithmetic operation. To examine the overall error eect on the estimated out-
put, we have plotted the probability of error vs bit position in Fig. 3.16 following the
approach discussed in [86]. This is derived by comparing the VHDL implementation
with the C-model based implementation of the outputs (as shown in Fig. 3.15) and by
converting the absolute value of the error (E) to binary using E2 = jln(E)=ln(2)j, where
E2 is the bit position (from the MSB) at which the error occurs (in magnitude). It can
be seen from Fig. 3.16 that mostly the error occurs 8th bit-position onwards which is
acceptable from practical implementation point of view. However in the cases where
more accuracy is required the value of the SF and wordlength needs to be varied as
per requirement. The Mean Squared Error (MSE) is also computed by comparing the
original source signals (as shown in Fig. 3.15) with the VHDL generated output and it
has been found that MSEs for the Set-1 and Set-2 of Fig. 3.15(a) are 4:63  10 4 and
5:315910 4 respectively and for the Set-1 and Set-2 of Fig. 3.15(b) are 4:868110 4
and 1:2  10 3 respectively.Chapter 3 Low Complexity 2-Dimensional FastICA 63
(a) 
(b) 
Figure 3.15: Left side - Estimated waveforms generated from the C model, right
side - estimated waveforms generated from the Verilog model of the proposed FastICA
architecture. (a) SET 1 results, the source signals were 0:5sin[500t + 5cos(60t)] and
0:7sin(450t)sin(40t), (b) SET 2 results, the source signals were 0:5sin[500t+5cos(60t)]
and n(t)- uniformly distributed random noise within the range [ 1;1].Chapter 3 Low Complexity 2-Dimensional FastICA 64
3.10.4 Implementation Results and Comparisons
To give an insight into the area and power cost of the implemented architecture, it
is coded using Verilog and synthesized using Synopsys Design Compiler in 0:13 m
standard cell CMOS technology. The synthesized area and power consumption are
3:55 mm2 and 27:1 W @ 1 MHz frequency for VDD = 1:2 V. The power value is
Figure 3.16: Probability of error vs. bit position in the proposed architecture. (a)
Set-1, estimated source-1, (b) Set-1, estimated source-2, (c) Set-2, estimated source-1,
(d) Set-2, estimated source-2.
obtained by feeding continuously 16-bit random vectors equal to one frame-length into
the synthesized netlist and applying Synopsys Prime Time. Since, to the best our
knowledge, there is no such published result on xed-point implementation of FastICA
we are unable to compare these parameters with any other work. However the results
show that using the adopted methodology a 2D Kurtotic-FastICA will require very small
silicon area and consume very low power.Chapter 3 Low Complexity 2-Dimensional FastICA 65
3.11 Concluding Remarks
In this chapter rstly the impact of several FastICA algorithmic parameters on the
corresponding architectural implementation has been investigated and a generalized ex-
perimental procedure was presented which can be used as a designer's guideline prior to
hardware implementation. Following this procedure, given the knowledge of the avail-
able resource and accuracy wanted, a hardware designer can determine the required
frame-length and iteration of convergence for optimum hardware design. Since this pro-
posed procedure is generic, it can be extended to any ICA algorithm for its architectural
implementation.
Secondly, based on such algorithm-architecture holistic optimization approach, a hard-
ware reduction methodology for 2-D Kurtotic FastICA was proposed. This proposed
algebraic method resulted in hardware saving by eliminating division operations and
exploiting datapath symmetry as shown in Table 3.1. As shown in Section 3.10, this
methodology increased the overall speed of operation and also exhibited low power con-
sumption and thereby making it a good candidate for resource constrained applications.Chapter 4
n-Dimensional Cross Product
Computation
In Section 3.2 of the last chapter the necessity of algorithm-architecture holistic optimiza-
tion approach for FastICA has been introduced in the context of resource constrained
applications. It has been shown how such approach has led to the development of a
low complexity basic 2D FastICA architecture. Here FastICA is explored further in nD
space. For that purpose, in this chapter concept of a novel recursive computation of
nD cross product algorithm and architecture based on the fundamental 3D cross prod-
uct computation core is proposed. This method will lead to the development of low
complexity nD FastICA which will be discussed in detail in the next chapter.
Due to its numerous applications in signal processing, VLSI architectures of vector dot
product (or simply dot product, inner product or scalar product) has been exhaustively
studied over the decades [115], [116]. Unfortunately, no such eort has been made for
VLSI implementation of Vector cross product 1. However the concept of 3D vector cross-
product and its extension in higher dimensions have been well researched in mathematics
since nineteen forties and the corresponding topological as well as algebraic proofs have
already established the fact that generalization of r-fold vector cross product in nD
space exists precisely in the following cases [125] - [129]:
(1) r = 1 and n is even.
(2) r = n   1 and n is arbitrary.
(3) r = 2 and n = 3 (i.e. common cross product) and 7.
(4) r = 3 and n = 8.
1The contents of this chapter have partly appeared as \Algorithm and Architecture for N-D Cross
product Computation" by Acharyya et. al. in IEEE Trans. Signal Processing. Please see Appendix-A
for further detail.
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But despite the presence of the concept of nD cross product in mathematics for long
time, due to lack of known engineering applications in general purpose computer arith-
metic and signal processing, it appears no eort has been made so far for its hardware
realization. However, the emerging eld of signal processing like BSS using ICA [117],
[118] may get substantial benet from the concept of vector cross product.
Since ICA involves intensive numerical computations [99], from the architectural point
of view, it is very unlikely that such method will be able to satisfy the strict budget
of power and area while maintaining excellent precision simultaneously within resource
constrained applications such as next generation mobile healthcare system unless the
number of associated arithmetic operations is reduced signicantly. This is where the
concept of vector cross product can be used while staying within the general framework
of ICA owing to the fact that cross product of a set of orthogonal vectors results in a
vector orthogonal to each of them - the exact requirement of ICA. To the best of our
knowledge, cross product based low complexity ICA has not been studied so far and
a detailed discussion on the benet of using cross product in ICA will be discussed in
detail in the next chapter.
In this chapter, considering rst the case-2 (r = n   1 and n is arbitrary) mentioned
above we will propose a novel algorithm which uses 3D cross product as the basic oper-
ation and recursively computes nD cross product in terms of kD cross product, where
k 2 f3;4;:::;(n   1)g, exploiting their inherent similarity of mathematical structures.
Subsequently we propose a possible architecture for nD cross product. Secondly, we
will show that further hardware saving is possible at the architecture level if instead of
3D; the 4D cross product is used as the basic operational block exploiting its inherent
symmetry (the symmetry-based approach).
Section 4.1 gives the preliminaries of the cross product and discusses certain termi-
nologies from the basic linear algebra which will be used throughout the rest of this
chapter. Section 4.2 describes the recursive nD cross product algorithm using 3D cross
product as the basic operation (designated as the generalized algorithm from this point
onward), Section 4.3 discusses the architecture of the generalized nD cross product and
illustrates the symmetry based hardware reduction methodology. Mathematical models
for the hardware complexity, delay and bit precision error for both of the generalized
and symmetry-based approaches are described and compared in Section 4.4. Section 4.5
provides the post-synthesis results of these architectures in terms of power dissipation,
area consumption and gate complexities and conclusions are drawn in Section 4.6.Chapter 4 n-Dimensional Cross Product Computation 68
4.1 Preliminaries of Cross Product
Let us consider a sub-space H 2 R3 spanned by two mutually orthogonal vectors v1 and
v2 where:
v1 = e1v1;1 + e2v1;2 + e3v1;3 (4.1)
v2 = e1v2;1 + e2v2;2 + e3v3;2 (4.2)
e1, e2 and e3 are the unit vectors in R3 and [v1;1 v1;2 v1;3] and [v2;1 v2;2 v2;3] are the
components of v1 and v2. The cross-product of v1 and v2 is dened as:














where jj represents determinant operation. By denition of cross product the vector
v3 is orthogonal to H with the possibility of sign inversion. Proceeding the same way,








e1 e2 e3 ::: en
v1;1 v1;2 v1;3 ::: v1;n
v2;1 v2;2 v2;3 ::: v2;n
:::::::::::::::::::::::::::::::::::








Now, using the expansion by cofactors in the rst row of vn, (4.4) can be expressed
as [120]:






where, V1k is the (1k)th cofactor of nn matrix inside the determinant of vn and can
be dened as [121]:
V1k = ( 1)1+kjM1kj (4.6)
where M1k, the (n 1)(n 1) matrix is the (1k)th Minor which is obtained by deleting
the rst row and kth column of the fore-mentioned n  n matrix whose determinant isChapter 4 n-Dimensional Cross Product Computation 69





Based on these preliminary discussions, we approach towards developing the novel gen-
eralized algorithm for nD cross-product computation in the next section.
4.2 Proposed Generalized Algorithm for nD Cross Prod-
uct
The fundamental principle of formulating a generalized algorithm for nD cross product
computation hinges on the fact that there exists a structural similarity between nD and
(n   1)D cross product when expanded in their cofactor form. This similarity can be
explained using the following example of computing 4D cross product. Putting n = 4
in (4.4) we get:








e1 e2 e3 e4
v1;1 v1;2 v1;3 v1;4
v2;1 v2;2 v2;3 v2;4


























































Comparing (4.9) with (4.3) it can be easily seen that each of the four components of v4
(e.g. v4;1, v4;2, v4;3, v4;4 as shown in (4.8)) is structurally similar to one complete v3 (as
in (4.3)). Therefore, using 3D cross product operation four times one can compute a
4D cross product. However, the following facts can be observed while comparing (4.9)
and (4.3):
Observation 1. (i) the unit vectors of v3 in 3D cross product in (4.3) should be mappedChapter 4 n-Dimensional Cross Product Computation 70
accordingly into the components of the rst vector v1 for 4D cross-product computa-
tion in (4.8); for example e1, e2, e3 from (4.3) have to be mapped into v1;2, v1;3, v1;4
respectively in (4.9) for v4;1 computation and so on.
(ii) the rest of the components of v1 and v2 in (4.3) should be properly mapped into
the components of v2, v3 in each cofactor for 4D cross-product in (4.8); for example,
v1;1, v1;2 and v1;3 in (4.3) have to be mapped into v2;2, v2;3, v2;4 respectively in (4.9) for
v4;1 computation and so on.
(iii) the sign of each component in v4 in (4.8) should properly be assigned while using
four 3D cross product computation units to realize one 4D cross-product.
The same similarity holds between 5D and 4D crossproduct as well.
Lemma 1. An nD cross-product operation can be realized by a sequence of 3-D cross
product operation.
Proof. By putting n > 3 in (4.4) and expanding the resultant matrix using (7) for any
arbitrary value of n it can be observed that, vn (the cross-product in Rn) can be real-
ized using the n times vn 1 (2 Rn 1) cross-product operation. Similarly, vn 1 (2 Rn 1)
cross product can be realized by using vn 2 (2 Rn 2) cross-product operation (n   1)
times and so on until n = 3 where this structural symmetry seized to exist. Therefore
it can be concluded intuitively that any nD cross product where n > 3 can be realised
by repetitive use of 3D cross product operation. 
Thus the 3D cross product operation can be considered as the core operation for com-
puting multi-dimensional cross product. Unless otherwise mentioned, from now on we
will use the terminology 3D core to denote the structure of 3D cross product matrix as
shown in (4.3). However, when representing nD cross product by n number of (n 1)D
cross products three mapping schemes need to be employed (generalization of Observa-
tion 1): (i) coecient mapping - where the unit vectors are termed as coecients, (ii)
minor mapping and (iii) sign mapping. Fig. 4.1 shows the overall ow of the gener-
alized cross product computation algorithm to be proposed in terms of these mapping
schemes.
4.2.1 Coecient Mapping
Lemma 2. nD cross-product will require d = (n 3) decomposition levels to get decom-
posed into structure of 3D cores where, decomposition level (d) denotes the number of
levels of cofactor based expansion necessary to decompose an nD cross-product matrix
into several 3D core structures (as shown in (4.3)).
Proof. It can be proved by the method of induction. To compute 5D cross product
(using n = 5 in (4.4)), rst level of decomposition (d = 1) yields ve 4D structures
(as in (4.8). Subsequently, in the second level of decomposition (d = 2), each of theChapter 4 n-Dimensional Cross Product Computation 71
Figure 4.1: Flow of the proposed generalized algorithm for nD cross product compu-
tation comprising of three mapping schemes.
4D structures can be decomposed into four 3D cores (as in (4.3)). Therefore, 4D and
5D cross-product computation need (4   3) = 1 and (5   3) = 2 decomposition levels
respectively to get decomposed into structure of 3D cores. Proceeding the same way,
the nD cross product requires d = (n   3). 
Theorem 1. Coecient Mapping - Considering i and j be the number of unit vectors
in Rn and Rn 1 respectively (i.e. 1  i  n, 1  j  (n   1)), the coecients (i.e. the
unit vectors in (n 1)D cross-product ( (n 1)Dej)) can structurally be mapped into the






(nD)vd;j+(d 1) if j < i
(nD)vd;j+d otherwise
(4.10)
where, number of decomposition level (d) is delimited by:
1  d  (n   3) (4.11)
where, n  4.
Proof. It can be proved using the method of induction. Considering n = 5 in (4.4), and
expanding using (4.7), at d = 1 it can be seen that each of its minors will show the similar
structure as in (4.8). If e1, e2, e3 and e4 are mapped using (4.10), it yields the correct
value of elements corresponding to the rst row of each Minor of 5D cross-product.
Similarly, e1, e2 and e3 in (4.3) for 3D unit can correctly be mapped into the elements
of the rst row of each minor when (4.8) is expanded using (4.7) for 4D cross-product
computation. Proceeding this way, it can be inferred that the stated theorem will hold
for nD cross-product computation case as well. The range of number of decomposition
levels (d) can be proved using Lemma 2. Chapter 4 n-Dimensional Cross Product Computation 72
4.2.2 Minor Mapping
To explain the Minor mapping scheme we use the cases of 3D and 4D cross products as





























For simplicity of the discussion, without any loss of generality, here we do not consider
the unit vectors and their corresponding signs (this sign-mapping will be discussed in
the next subsection). Now, let us expand (4.9) using (4.7) and express it in vector-

















































































































From (4.12), (4.13) - (4.16), as an example, considering the rst minor M11 in (4.12) it
can be observed that the rst row consists of v1;2 and v1;3 which are dierent components
of the rst vector v1 whereas the rst column consists of v1;2 and v2;2 which are the
second component of the rst and second vector respectively. This observation can be
generalized as:
(i) Each row of a Minor (i.e vector components) belongs to the same vector (for example
[vi;j vi;k]) and (ii) Each column of every minor corresponds to the same component of
dierent vectors (for example [vi;j vl;j]T); where from the architectural perspective, i, l
may correspond to memory bank and j, k may correspond to memory location.
Since, to the best of our knowledge the research undertaken in this chapter is the rst
of its kind, we aim to propose here a generalized view and to explain the concept of
mapping in simple fashion, without any loss of generality, in terms of architecture, one
may consider that each of the vectors and their components are stored in dierent mem-
ory locations within a memory bank. Therefore the problem of Minor Mapping
gets reduced to the selection problem of memory bank and memory location only.Chapter 4 n-Dimensional Cross Product Computation 73
However, memory design is an implementation issue and can be achieved in dierent
ways for dierent area-throughput trade-os. Therefore depending upon dierent ap-
plications and resource availability, the proposed scheme can be considered as the basic
guideline and suitable implementation strategies can be adopted for its further opti-
mization. Under such consideration, it can be seen that the memory location varies only
along the row of the minors for a particular memory bank and they remain unchanged
within a column where the memory bank changes, hence if the memory location selection
procedure is formulated only for a single row, that can easily be repeated for dierent
memory banks.
Theorem 2. Memory Bank Selection - If (nD)m denotes mth memory bank for nD
cross-product, then the following relationship holds:
(nD)m = (n 1)Dm +1 (4.17)
Proof. It can be proved using method of induction putting n = 3;4;::: in (4.4) and
expanding using (4.7). For example, the memory banks in the minors of 4D case (see
(4.13) - (4.16)) can rightly be selected in terms of 3D core (see (4.12)) using the above
theorem. 
To develop the generalized formula for memory location selection, let us start with
comparing the minors of (4.13)-(4.16) with that of (4.12), we nd following two cases
are only possible:
Case (i). Memory location index of the vectors at the same minor position in (4.12)
needs to be incremented by one when compared with each of (4.13) - (4.16). As an
example, consider the rst element of the rst row of the second minor of (4.12) and
(4.13). Comparing these two, it can be observed that the memory location-1 has to be
changed into memory location-2 in the respective memory banks selected using Theorem
2. From this observation, it can be inferred that addition of 1 with the memory location
index of 3D cross product generates the memory location index of the 4D cross product
for this particular example.
Case (ii). Memory location index of the vectors at the same minor position in (4.12)
can straightway be mapped into the memory locations of the vectors in (4.13) - (4.16)
without any change. As an example, consider the rst element of the rst row of the
rst minor in (4.12) and (4.16). Comparing these two, it can easily be observed that
memory location index does not need any change for this particular example.
Let us denote Case (i) and Case (ii) by 0 and 1 respectively. Now considering 3D core as
shown in (4.12) it can be observed that there are three minors each of which has 2 rows
and each row consists of 2 elements. Let us denote the position of the minor (as shown
in (4.12)) by r where 1  r  3 and the memory location of an element in any minorChapter 4 n-Dimensional Cross Product Computation 74
by i where 1  i  2 in this case. One 4D cross-product consists of 4 components as
shown in (4.13) - (4.16) and let c be the positions of the components, where 1  c  4.
Figure 4.2: 3D to 4D Memory Location Conversion Table.
Lemma 3. Using the notations introduced above, the mapping of the memory locations
from 3D to 4D can be given by the Memory Location Conversion Table (MLCT) shown
in Fig. 4:2.
Proof. By denition of the notation introduced above, c = 1;2;3;4 indicates v4;1, v4;2,
v4;3 and v4;4 (as in (4.16)) respectively as shown in (4.13) - (4.16). 8c;1  r  3 and
8r, comparing i where 1  i  2 in (4.12) sequentially with (4.13) - (4.16) the Lemma
3 can be proved. 
In order to generalize the concept of 3D to 4D MLCT to (n   1)D to nD MLCT
without expanding nD cross-product in matrix form, rst we introduce the following:
8
> > > <
> > > :
component position = c : 1  c  n
minor position = r : 1  r  (n   1)
element location within minor = i : 1  i  (n   2)
(4.18)
This set of equations (4.18) will be used to derive nD cross-product memory location
from (n   1)D unit.
Theorem 3. (n   1)D to nD MLCT construction - Considering n
(n 1)i denotes the
i involved in the (n   1)D to nD MLCT, (n   2)D to (n   1)D MLCT can be used
to construct (n   1)D to nD MLCT using the following formula for n > 4.







(n 2)i for 1  i  (n   3)
0 for i = (n   2)
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(ii) when 1  c  (n   2) and 8c, r = (n   1):
n
(n 1)ijr=(n 1) = n
(n 1)ijr=(n 2) for 1  i  (n   2) (4.20)
(iii) when c = (n   1) and r = (n   1):
n
(n 1)i = 1 for 1  i  (n   2) (4.21)
(iv) when c = n, then 8c, 1  r  (n   1):
n
(n 1)i = 1 for 1  i  (n   2) (4.22)
Proof. It can be proved by the method of induction for dierent values of n. The
procedure used to prove Lemma 3, can be used to derive the 4D to 5D MLCT. Then
exploiting the symmetry between 3D to 4D MLCT and 4D to 5D MLCT, the above
theorem can be proved. 
Figure 4.3: Example of construction of 4D to 5D MLCT from 3D to 4D MLCT as
shown in Fig. 4.2.
4.2.2.1 Example : Construction of 4D to 5D MLCT using 3D to 4D MLCT:
In this example rst we show how to construct 4D to 5D MLCT using Theorem 3 and
then to make it more illustrative, we show its physical signicance by choosing any
arbitrary row from the constructed MLCT.
Consider (4.19) - (4.22) and see Fig. 4.2. Since we plan to compute 5D cross-product,
so choose n = 5. Using this in Theorem 3(i) we get, 1  c  4 and 8c, 1  r  3 andChapter 4 n-Dimensional Cross Product Computation 76
using this range of values of c and r in (4.19), we determine  for the MLCT under
construction. For these specied ranges of c and r, 1 and 2 (since 1  i  2 in (4.19))
values are same with those in Fig. 4.2 and are shown in the three vertical shaded regions
in Fig. 4.3. For the same range of c and r, 3 (when i = 3 in (4.19)) will simply be zero
(see zero under the column of 3 beside the vertically shaded regions in Fig. 4.3). Now
consider Theorem 3(ii) where 8c, 1  c  3, using (4.20), 123 already computed
under r = 3 will be repeated for r = 4. This repetition is indicated by the arrows in
Fig. 4.3). Now consider Theorem 3(iii) and (iv) and following the same procedure using
(4.21) and (4.22),  values can be obtained which all are 1. This is also shown by the
horizontal shaded region starting from the bottom-most row in Fig. 4.3 and bounded
by the bold dark-line. Thus, this example demonstrates the procedure to construct 4D
to 5D MLCT (Fig. 4.3) starting from the basic 3D to 4D MLCT (Fig. 4.2). This
newly built MLCT can again be used to construct 5D to 6D MLCT using exactly the
same procedure and following this sequential approach any higher dimensional MLCT
can be constructed.
Figure 4.4: Structural similarity between v4 and the third component of v5. Left
side: expanded form of v4, right side: expanded form of v5;3.
Now we investigate the underlined principle of this constructed 4D to 5D MLCT. For
that purpose, randomly choose the row corresponding to c = 3 in the newly constructed
MLCT as shown in Fig. 4.3. Using the denition of the notations introduced in (4.18),
in this MLCT, c = 3 signies the 3rd component of the 5D cross product denoted byChapter 4 n-Dimensional Cross Product Computation 77
v5;3. Putting n = 5 in (4.4) and following cofactor expansion method using (4.7), v5;3


















































The presence of the unit vector is intentionally omitted from (4.23) for brevity. It can
easily be seen that there exists a structural similarity between (4.9) and (4.23). To
visualize such similarity clearly, expressions of v4 and v5;3 as appeared in (4.9) and
(4.23) are shown in the left and right side of Fig. 4.4 respectively where all minors
appear vertically. Since the memory location, as mentioned before Theorem 2, remains
unchanged along a column within a minor, therefore the structural similarity is only
shown between the rst rows of each minor (denoted by r as dened in (4.18)) of v4
and v5;3 in Fig. 4.4. Three interconnecting arrows across the minors represent 1, 2
and 3 respectively starting from the bottom-most arrow. It can easily be veried from
Fig. 4.4 that corresponding to r = 1;2;3 and 4, 123 are \100", \100", \110" and
\110" respectively which are the same as the row corresponding to c = 3 in the newly
constructed MLCT in Fig. 4.3. In similar way, other components of v5 can be compared
with the structure of v4 and all rows of the 4D to 5D MLCT can be veried.
4.2.3 Sign Mapping
The sign of the each component of the nD cross-product can be computed using the
following theorem.
Theorem 4. Proper Sign Selection - Each component of the nD cross-product vector:
(i) will be positive when c is even.
(ii) needs to be complemented when c is odd.
Proof. It can be proved using the method of induction. Consider 3D cross-product
computation as shown in (4.12), it can be seen that the component corresponding to
even values of c keeps the same sign, but for odd c, the sign is complemented. The
same nature holds for 4D cross-product computation as shown in (4.9). Then, further
extending the same approach for several values of n in (4.4), the above theorem can be
proved. Chapter 4 n-Dimensional Cross Product Computation 78
4.2.4 Illustration of the Proposed Algorithm with an Example
Figure 4.5: Illustration of the proposed algorithm for v4;3 computation. The dark
node indicates total computation involving the operands pointed by the arrows, \*"
means value to be computed and \comp" means complement operation. (a) Data ow
graph representation of 3D core, (b) step 1 - Coecient Mapping, (c) step 2 - Memory
Bank Selection, (d) step 3 - use of 3D to 4D MLCT, o1, o2 and o3 indicates the outputs
of this step and (e) step 4 - Sign Mapping.
Let us explain the principle of the proposed algorithm through the example of computing
v4;3 using 3D core as the fundamental operation. The data ow graph associated with
this computation is depicted in Fig. 4.5 where the solid dark nodes represent respective
arithmetic operations (including the signs) involved on the input data (as described in
(4.12)).
step 1. Coecient Mapping: The rst operation of this step is to compute the range
of d using (4.11). In this particular example, since n = 4, according to (4.11), d = 1.Chapter 4 n-Dimensional Cross Product Computation 79
Using this value in (4.10) one may see that v1;1, v1;2 and v1;4 replace the units vectors
e1, e2 and e3 respectively in the 3D core. This mapping is shown in Fig. 4.5(b).
step 2. Memory Bank Selection: The selection of memory banks involved for v4;3
computation can be done using (4.17) as illustrated in Fig. 4.5(c). Note that here v1;
and v2; of Fig. 4.5(a) are replaced with v2; and v3; respectively where \" indicates
the index of memory location to be computed.
step 3. Use of 3D to 4D MLCT: Since we are concerned with the third component
of v4, refer to the row corresponds to c = 3 in Fig. 4.2. The formation of the memory
locations based on Fig. 4.2 is shown in Fig. 4.5(d).
step 4. Sign Mapping: Since, in the example under consideration, c = 3 (as obtained in
step 3) which is odd, therefore output needs to be complemented (according to Theorem
4) which is shown in Fig. 4.5(e).
Figure 4.6: Architecture of 3D Core for the generalized sequential multi-dimensional
cross-product computation scheme.
4.3 Architecture of the Proposed Algorithm
This section provides the basic architecture corresponding to the generalized algorithm
outlined in section 3:7 and also proposes further hardware reduction methodology ex-
ploiting the internal symmetry of the nD vector cross-product matrices (now onwards
will be referred as Symmetry Based Approach). Before we start the architectural
description, it is important to note that the architectures only show the arithmetic op-Chapter 4 n-Dimensional Cross Product Computation 80
erations involved and the position of these arithmetic modules within the architectures
does not provide any timing information.
4.3.1 Generalized Architecture - based on Proposed Algorithm
The architecture of 3D core is shown in Fig. 4.6 following (4.12). Since the second
term of (4.12) is associated with a negative sign, therefore in Fig. 4.6 the second-term
output is complemented to produce v3;2. It is to be noted that being magnitude unity,
physical presence of ei, 8i (1  i  3) as inputs to the architecture for 3D cross product
computation is not required. Fig. 4.7 shows this 3D cross-product computation unit.
Figure 4.7: Architecture of 3D cross product computation unit.
However, as pointed out in Theorem 1, computation of nD cross product using (n 1)D
cross product computation unit (for n > 3) needs the mapping of unit vectors into
suitable vector components and hence the presence of these unit vectors are shown in
Fig. 4.6. It is important to recall from Lemma 1 that nD cross-product can be computed
using (n   1)D cross-product computation unit n times (n > 3) by repetitive use of 3D
core as shown in Fig. 4.6. Detailed hardware complexity and delay analysis of this
generalized architecture are given in Section 3:9.
4.3.2 Hardware Reduction - Symmetry Based Approach
As mentioned in Section 3:7, the proposed generalized algorithm shows the way to re-
alize nD cross product using 3D core where n > 3. Here we show that to compute 4DChapter 4 n-Dimensional Cross Product Computation 81
cross product, 4 times use of 3D core (as mentioned in Lemma 1) may not be essential
and from the architectural point of view number of arithmetic operations involved in
4D cross product computation can be reduced by exploiting the internal symmetry of
4D cross product matrix. Based on this symmetry based approach, now we develop a
generalized methodology and discuss its mathematical formulation. For ease of discus-
sion, considering 4D cross-product computation and instead of using explicit expression,
(4.13)-(4.16) can be reproduced as follow denoting the determinants of the associated
minors by \det":
v4;1 = v1;2det1;1   v1;3det1;2 + v1;4det1;3 (4.24)
v4;2 = v1;1det2;1   v1;3det2;2 + v1;4det2;3 (4.25)
v4;3 = v1;1det3;1   v1;2det3;2 + v1;4det3;3 (4.26)
v4;4 = v1;1det4;1   v1;2det4;2 + v1;3det4;3 (4.27)
Now, comparing (4.13)-(4.16) with (4.24)-(4.27) respectively, it can be found that:
8
> > > <
> > > :
det1;1 = det2;1 ;det1;2 = det3;1 ;det1;3 = det4;1
det2;2 = det3;2 ;det2;3 = det4;2
det3;3 = det4;3
(4.28)
If the sequence of the equations are considered from (4.24)-(4.27), we call it top-down
order and if the sequence is considered other-way round (i.e (4.27)-(4.24)), then we
call it bottom-up order. Although this scheme does not change the orientation of
the architecture, it has an eect on the generalized formulation of the symmetry based
Approach as described below.
Theorem 5. Symmetry - (i) For top-down order, c = f1;2;3;4g, r = f1;2;3g and
r  c, the symmetry can be given by:
detc;r = detr+1;c (4.29)
(ii) For bottom-up order, c = f4;3;2;1g, r = f1;2;3g and r < c, the symmetry can
be given by:
detc;r = detr;c 1 (4.30)
Proof. This theorem can be proved straightway from (4.28) and comparing (4.13)-(4.16)
with (4.24)-(4.27). 
Fig. 4.8 shows the architecture corresponding to 4D cross-product computation based
on the symmetry based approach as given by (4.29) and (4.30). Unlike, Fig. 4.6, the
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view of the architecture, but these operands can easily be correlated to this architecture
following (4.13) - (4.16).
It should be noted that the Coecient Mapping (as shown in (4.10), (4.11)), Minor
Mapping (as shown in (4.17) and (4.19)-(4.22)) and Sign Mapping (as mentioned in
Theorem 4) procedures will still be valid for the Symmetry based Approach.
From (4.29) and (4.30), it can be seen that instead of computing total 12 determinants as
shown in (4.24)-(4.27), it is sucient to compute 6 determinants (also refer to Fig. 4.8).
Theorem 5 can also be used as the memory access strategy for reusing 6 pre-computed
determinants to get the results of 12 determinants.
However it can be argued that symmetry based approach appears to be less complex
in terms of computational complexity but at the expense of extra storage penalty and
this may negate the advantage obtained out of this symmetry with the increase of
dimension n. But from the synthesized results of the symmetry based approach for
dierent dimensions, as will be shown in the next section, we will see that even after
considering the storage penalty, it gives signicantly higher computational saving over
the proposed generalized approach.
Since the proposed generalized cross-product computation algorithm is sequential, there-
fore the symmetry based 4D cross-product computation structure can also be used repet-
itively to realize nD cross-product and thereby results in less hardware complexity and
faster computation. These will be discussed in detail in next section.
4.4 Architectural Performance Analysis
In this section we analyze the performance of the architectures described before in terms
of hardware complexity, overall delay and the worst case bit precision error under quan-
tization eect and provide initial post-synthesis implementation results of the example
architectures based on the proposed generalized algorithm (section 3:7) and the symme-
try based approach (section 3:8).
To compute overall hardware complexity and delay, two metrics - transistor counts and
delay of a basic two input NAND gate are introduced. Since accurate estimation of
these two parameters are dicult because of the basic dierences in the technology em-
ployed, assumptions made for the derivations and their implementation dependencies,
our attempt here is to provide the comparative studies which, we believe, can be con-
sidered as the rst-order approximation to the actual values of the hardware complexity
and delay. To do this, rst the generic hardware complexity and delay expression areChapter 4 n-Dimensional Cross Product Computation 83
Figure 4.8: Architecture of 4D cross-product computation unit based on symmet-
rical approach.
derived irrespective of any specic implementation. Then to compare the results un-
der the uniform platform, we consider only Ripple Carry Adder (RPA) and Subtractor
(RPS), Conventional Array Multiplier (CAM) and basic combinatorial control-enabled
2's complementer structure.
4.4.1 Hardware Complexity
Since dierent arithmetic units can be implemented in dierent ways, we consider the
at unfolded architecture without any resource-sharing capability following [122]. Under
these assumptions, the hardware complexity of the architectures in terms of the arith-
metic modules can equivalently be expressed in terms of total arithmetic operations
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Lemma 4. Denoting number of multiplier, subtractor and two's complement by M,
S, C, total hardware involved to realize the 3D Cross-product ( 3D HWorg) can be
expressed as:
3D HWorg = 3  (2  M + S) + b3=2c  C
= 3 3D HWorg;u + b3=2c  C
(4.31)
where, 3D HWorg;u = the hardware involved to compute each determinant of the minor
(see (4.12)) is expressed as:
3D HWorg;u = 2  M + S (4.32)
Proof. It can be proved straightway from Fig. 4.6 and not considering the physical
presence of the unit vectors as outlined in Section 4.3. 
4.4.1.1 Proposed Generalized Approach
Here, we provide a recursive formulation for the hardware complexity of the architecture
based on the proposed generalized algorithm discussed in Section 4.3.
Lemma 5. Denoting hardware complexity of the nD cross-product computation unit
based on the proposed generalized algorithm by nD HWstr and n-operand adder by nA,
the following formula holds:
4D HWstr = 4  3D HWcore + 4  3A+b4=2c  C (4.33)
where, 3D HWcore is the hardware complexity of the 3D Core as shown in Fig. 4.6 and
can be given by:
3D HWcore = 3  (3  M + S) + b3=2c  C (4.34)
Proof. 3D HWcore can be derived straightway from Fig. 4.6. From each of (4.13) - (4.16),
it can be observed that structurally each 3D component has to be added to result in
a 4D component and thereby necessitating the use of 3-operand adders. It is relevant
from Remark 2 and Lemma 1 that 4 such adders are necessary to realize complete 4D
cross-product. Moreover, from Theorem 4, it can be said that two 2's complementer
will be needed to obtain v4;2 and v4;4 with proper sign. Taking all into consideration,
Lemma 5 can be proved. 
Theorem 6. Following the notations introduced in Lemma 4 and 5, the hardware com-
plexity of the nD structural cross-product computation unit can be expressed in terms of
the hardware complexity involved in (n 1)D cross-product in recursive way as follows:
nD HWstr = n  (n 1)D HWstr + n  (n 1)A+bn=2c  C (4.35)Chapter 4 n-Dimensional Cross Product Computation 85
considering, 3D HWcore as the initial unit.
Proof. It can be proved using the method of induction. Following the same procedure
used to obtain (4.33) in Lemma 5, expanding (4.4) for dierent values of n  4, the
above theorem can be proved. 
4.4.1.2 Symmetry Based Approach
Here, we derive the recursive formula to obtain the hardware complexity of nD cross-
product in terms of (n   1)D cross-product computation based on the symmetry based
approach as detailed in Section 4.3.
Lemma 6. Denoting hardware complexity of the nD cross-product computation unit
based on symmetry by nD HWsym, the following formula holds:
4D HWsym = 6 3D HWorg;u + 4  3M + 4  3A
+ (4  b3=2c + b4=2c)  C
(4.36)
where, 3D HWorg;u is dened in (4.32).
Proof. Consider the symmetry mentioned in (4.29) and (4.30) and denote the hardware
complexity for v4;i computation (see Fig. 4.8) by 4D HWsym;i where, 8i, 1  i  4.
From Fig. 4.8, the following can be derived:
4D HWsym;i = (4   i)  3D HWorg;u + 3  M + b3=2c  C + 3A (4.37)
Taking sum of (4.37) 8i, 1  i  4, (4.36) can be proved. 
Theorem 7. The hardware complexity of nD cross-product computation unit based on
symmetry can be expressed in terms of the hardware complexity involved in (n   1)D
cross-product in recursive way as follows:
nD HWsym = (n 1)D HWsym + n  (n 1)A+bn=2c  C (4.38)
considering 4D HWsym as the initial unit.
Proof. It can be proved using the method of induction. Procedure adopted to prove
(4.36) using (4.37) can be followed here and can be expanded for dierent values of n  4
in (4.4) to reach (4.38). 
4.4.1.3 Comparison of Hardware Complexities
To do the comparative study of the hardware complexities (see (4.35) and (4.38)) of the
two architectures for consideration, we follow the approach described in [86] and makeChapter 4 n-Dimensional Cross Product Computation 86
Figure 4.9: Variation of Transistor Savings (TS) with dimension and word-length
the following assumptions:
AS 1:1. (i) One b-bit RCA and RPS needs b Full-Adders (FA) [83], (ii) one b by b
CAM needs b(b   2) FA, b Half-Adders (HA) and b2 AND gates [84], (iii) one b-bit 2's
complementer needs (b   1) OR gates, b AND gates and b XOR gates [83].
AS 1:2. Transistor Count (TC) of (i) 1-bit FA is 24, (ii) 1-bit HA is 12, (iii) one 2-input
XOR gate is 12, (iv) one 2-input AND gate is 6 and (v) one 2-input OR gate is 6 [62].
Although, several optimized multi-operand adder structures are available, for ease of
comparison we will only consider two-operand Adders.
Lemma 7. m-operand Adder ( mA) can be dissolved into (m   1) cascade levels each
consisting of one two-operand adder ( 2A) structure and this method can be expressed
as:
mA = (m   1)  ( 2A) (4.39)
Proof. Consider three-operand adder and it can easily be shown that (3   1) = 2 level
of cascade of two-operand adders is equivalent to three-operand adder. Proceeding the
same way for several values of m, (4.39) can be proved. 
Considering AS 1:1 and AS 1:2 and using (4.39) in (4.35) and (4.38), the hardware
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taking the dierence between these results, Transistor Saving (TS) for the symmetry
based approach can be obtained over the structural approach and Fig. 4.9 shows the
variation of TS in logarithmic scale (in base 2) with the change of dimension and word-
length. The range of word-length and dimension are considered between 4 to 64 and 3
to 7 respectively. Realization of 3D cross-product computation is same under both the
architectures under consideration and therefore Fig. 4.9 shows that for 3D, TS = 0.
But from 4D onwards, as can be observed from Fig. 4.9, for a xed dimension, TS
will increase with word-length and for a xed word-length TS is signicant at higher
dimension.
4.4.2 Delay Analysis
Delay can be dened as the time between the rst input to do the rst computation and
the last output from the nal computation [51]. In this context of delay analysis, we
consider deriving the worst-case delay of both of the architectures based on the proposed
generalized algorithm and symmetry based approach. Moreover, we assume no parallel
computing capability of the architectures under consideration and therefore we consider
only one arithmetic operation is permitted at one cycle [122]. No interconnect delay is
considered. Under these assumptions the worst-case delay of the architectures will be
the additive delay of the individual arithmetic module involved for overall computation
[122].
Lemma 8. Denoting the delay associated with a multiplier, subtractor, 2's complementer
by m, s and c, the worst-case delay of the original 3D cross-product unit ( 3D  org)
can be given as:
3D  org = 3  (2  m + s) + b3=2c  c
= 3 3D  org;u + b3=2c  c
(4.40)
where, 3D  org;u = the delay to compute each determinant of the minor (see (4.12)) is
expressed as:
3D  org;u = 2  m + s (4.41)
Proof. It can be proved straightway from Fig. 4.6 and using (4.31) and (4.32). 
4.4.2.1 Proposed Generalized Approach
Here, we provide a recursive formulation of the delay of the architecture based on the
proposed generalized algorithm as discussed in Section 4.3.
Lemma 9. Denoting delay of the nD cross-product computation unit based on the
proposed generalized algorithm by nD  str and delay of n-operand adder by n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following formula holds:
4D  str = 4  3D  core + 4  3a +b4=2c  c (4.42)
where, 3D  core is the delay of the 3D Core as shown in Fig. 4.6 and can be given by:
3D  core = 3  (3  m + s) + b3=2c  c (4.43)
Proof. 3D  core can be derived straightway from Fig. 4.6 and using (4.33) and (4.34). 
Theorem 8. The delay of the proposed generalized algorithm based nD cross-product
computation unit ( nD  str) can be expressed in terms of the delay involved in (n 1)D
cross-product ( (n 1)D  str) in recursive way as follows:
nD  str = n  (n 1)D  str + n  (n 1)a +bn=2c  c (4.44)
considering, 3D  core as the initial unit.
Proof. Proof follows using the same procedure adopted to prove (4.35). 
4.4.2.2 Symmetry Based Approach
The recursive formulation for expressing the delay of nD cross-product computation
unit using the delay of (n 1)D cross-product computation unit based on the symmetry
is derived here.
Lemma 10. Denoting the delay of the nD cross-product computation unit based on
symmetry by nD  sym, the delay of the 4D cross-product computation based on the
same ( 4D  sym) can be expressed as:
4D  sym = 6 3D  org;u + 4  3m + 4  3a
+ (4  b3=2c + b4=2c)  c
(4.45)
where, 3D  org;u is dened in (4.41).
Proof. Following the same procedure to prove (4.36), the delay for v4;i computation
( 4D  sym;i;8i, 1  i  4) can be given by:
4D  sym;i = (4   i)  3D  org;u + 3  m + b3=2c  c + 3a (4.46)
Proof follows by taking the sum of (4.46) 8i, 1  i  4. 
Theorem 9. The delay of nD cross-product computation unit based on symmetry can
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as follows:
nD  sym = (n 1)D  sym + n  (n 1)a +bn=2c  c (4.47)
considering 4D  sym as the initial unit.
Proof. Proof follows using the method adopted to prove (4.38). 
Figure 4.10: Variation of Delay Gain (DG) with dimension and word-length
4.4.2.3 Comparison of Delays
To do the comparison of two architectures on the basis of worst-case delay derived in
(4.44) and (4.47) following assumptions are considered:
AS 2:1. Denoting the delay of a two-input NAND gate by 4, the delay of (i) b-bit
two-operand RCA and RCS is 2b4 (a and s), (ii) b-by-b CAM is 8b4 (= m) and (iii)
b bit combinatorial 2's complementer is (2b + 3)4 (= c) [83].
Since multi-operand adder is present in (4.44) and (4.47), the corresponding delay can
be expressed in terms of the delay of two-operand adder following the concept presented
in (4.39). Using AS 2:1 in (4.44) and (4.47), nD  str and nD  sym can be expressed in
terms of 4. Then, taking their dierence and normalizing the result with respect to
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can be obtained over of the structural approach based architecture. Fig. 4.10 plots the
variation of DG in logarithmic scale to the base 2 with dierent word-length (considered
in the range from 4 to 64) and dimensions (considered within the range from 3 to 7).
Since 3D cross product computation under both of the architectures is same, Fig. 4.10
shows that no gain in delay is achieved for this case. But 4D cross product computation
onwards DG will increase with the word-length for any xed dimension and signicant
gain in delay is achieved in higher dimension for xed word-length.
4.4.3 Precision Error Analysis
Since numerical error analysis of any algorithm is essential for ecient design of its cor-
responding architecture, this section studies the precision error propagation throughout
the architecture, provides a generalized recursive formulation of worst-case error for nD
cross-product computation and presents the criterion for optimum word-length selection
to achieve the nal accuracy of one unit in the last place (ULP) under the normalized
oating point representation of any data. Following assumptions are made on the sources
of error:
AS 3.1 (i) rounding error introduced by the present computation, (ii) rounding error
propagated from previous computations and (iii) initial input data are also assumed to
be rounded because it is most likely that the cross-product computation unit is fed by
the data generated by some other processing units.
It is worth mentioning that we consider the combinatorial 2's complementer circuit
which does not contribute any error and so irrespective of its presence, the worst-case
error bound derived below will be valid. For derivation, we follow the error computation
approach used in [123]. Therefore we assume that any elementary arithmetic operation
can only take place between two arguments. Now, let us consider any point on the
data-ow path through the architecture where error occurs if any one or more of the
assumptions mentioned in AS 3:1 is valid and dene this point as node. Let us denote
the computational process involved in any node by  and also denote the relative error
associated with each  by . For example, consider the block computing v3;1 from Fig.
4.6. As per the denition of node and from the assumptions AS 3:1, the computational
processes involved can be written as: v1;2 = 1, v2;3 = 2, v1;3 = 3, v2;2 = 4, 12 = 5,
34 = 6, 56 = 7 and the respective relative errors associated with these processes
can be denoted as i where 1  i  7. It is to be noted that AS 3:1(iii) will contribute
to i for 1  i  4 and AS 3:1(ii) will contribute to i for 5  i  7. Let us denote
the rounding error introduced by the present computation (as per AS 3:1(i)) for the
processes i by 
(r)
i where 5  i  7. Now tracing through these several computational
processes, error relations can be found as follow [124]:
5 = 1 + 2 + 
(r)
5 (4.48)Chapter 4 n-Dimensional Cross Product Computation 91












Considering no error damping or error cancellation and denoting j5;6j = maxfj5j;j6jg,
the upper bound of 7 can be written as using (4.50):
j7j  j5;6j + j
(r)
7 j (4.51)
Considering the computation with t-signicant binary places, then the upper bound
for machine precision m can be expressed as: jmj  2t [123]. Now, using this, the
upper-bound of 5;6 can be given by:
j5;6j  3jmj (4.52)
Lemma 11. For 3D cross-product unit, the worst-case error bound (
(3D)
org ) associated
with each vector component can be given as:
j(3D)
org j  4jmj (4.53)
Proof. 7 in (4.51) corresponds to 
(3D)
org . Proof follows using (4.52) in (4.51). 
Lemma 12. For the 3D core, the worst-case error bound (
(3D)
core ) associated with each
vector component can be given as:
j(3D)
core j  6jmj (4.54)
Proof. Considering v3;1 computation from Fig. 4.6 it can be observed that two com-
putational processes viz. 8 and 9 are included which correspond to e1 and (7  8)
respectively. 9 will introduce 
(r)
9 . Therefore, 9 can be given as:
9 = 7 + 8 + 
(r)
9 (4.55)
9 corresponds to 
(3D)
core . Proof follows using (4.53) in (4.55) and using individual upper-
bound of 7 and 
(r)
9 . 
Point to be noted that, although the worst-case relative error bound to be formulated for
nD cross-product is based on the proposed generalized algorithm, the same derivations
are valid for the symmetry based approach as well.
Lemma 13. Denoting the relative error associated with the nD cross-product computa-Chapter 4 n-Dimensional Cross Product Computation 92
Figure 4.11: Variation of Precision Error (PE) with dimension and word-length
tion unit by (nD), the following formula holds:
j(4D)j  j(3D)
core j + 2jmj (4.56)
Proof. Comparing (4.13)-(4.16) with (4.12), it can easily be seen that addition of three
components of a 3D core results in one component of 4D cross-product. According
to (4.39), two cascade stages of two-operand adders equivalently represent one three-
operand adder. This introduces two more computational processes 10 and 11 with the




11 respectively. Following the same procedure used
before, 10 and 11 can be given as follows:
j10j  j9j + j
(r)
10j (4.57)
j11j  j10j + j
(r)
11j (4.58)
Proof follows using (4.54) in (4.57) and replacing 10 in (4.58). 
Theorem 10. For n  4, the recursive relation between (nD) and (n 1)D can be given
as follows:
j(nD)j  j(n 1)Dj + (n   2)jmj (4.59)Chapter 4 n-Dimensional Cross Product Computation 93
Proof. Using the procedure adopted to prove (4.56) can be extended for n > 4 in the
similar fashion and (4.59) can be proved. 








Proof. Proof follows by putting n = 4;5;6;::: in (4.59). 
Fig. 4.11 plots the variation of relative precision error (PE) in logarithmic scale to the
base 2 as obtained from (4.60) with dierent dimensions (range considered is within 3
to 10) and word-lengths (range considered is within 4 to 64). For 3D case, (4.53) is used
in Fig. 4.11. As expected, it can be seen from Fig. 4.11 that for a xed dimension, PE
will decrease with the increase of word-length and for xed word-length, PE increases
with the increase of dimension.
Using (4.54) in (4.60) we get:






where K = 6 +
n(n 3)
2 .
Theorem 11. To obtain a precision of t-bits at the nal output of nD cross-product,
t + dlog2(K)e bits are required at the input.
Proof. Consider the databus width is b-bit and denote (b t) by g where t-bit precision
is expected at the output. Therefore, using (4.61), the expected condition can be framed
as 2 t  Kjmj where jmj  2b and b = (t + g). From here, the bound of g can be
obtained as:
g  log2(K) (4.62)
The proof follows from (4.62). 
4.5 Experimental Results
The purpose of this section is to provide an insight to the implementation results in
terms of the power dissipation and area consumption of the architectures based on the
proposed generalized algorithm and the Symmetry based Approach introduced in Section
4.3. The architectures are coded in VHDL for 3D, 4D and 5D cases with dierent word-
lengths, synthesized using Synopsys Design Compiler using 0:13 m technology library
@1 MHz frequency with the Vdd = 1:2V and power dissipation results are obtained usingChapter 4 n-Dimensional Cross Product Computation 94
Synopsys Prime Time. The throughput of the designed system is one complete output
per clock cycle at the steady state. However it is important to note that all experimental
results to be presented here are simply for proof of the concept discussed in previous
sections.
Table 4.1: Post-synthesis Power, area consumption and gate complexity results for
3D cross-product computation unit for dierent word-lengths (W)
W (bits) Power (W) Area (mm2) NAND Gate complexity
4 0:5294 0:0046 760
8 1:3606 0:0123 2032
16 4:9989 0:0387 6395
32 22:4658 0:1365 22554
Figure 4.12: Comparative Post synthesis Power consumption results for dierent
Word-lengths using proposed Generalized Algorithm and Symmetry-based Approach
for (a) 4D cross product, (b) 5D cross product.
Table 4.1 and 4.2 show the power dissipation, area consumption and gate complexities
of the 3D cross-product computation unit, and 4D and 5D cross product computation
units. Fig. 4.12, 4.13 and 4.14 also present the power, area consumption and NAND
gate complexity comparison for 4D and 5D cross product computation units for the
proposed generalized as well as the symmetry based approach respectively. As expected,
it can be seen from each of the tables that the power dissipation and area consumption
increase with the word-length for a xed dimension. Similarly, it can also be noted from
these tables that for a xed word-length, the power dissipation and area consumption
increase with the dimension. Another point to be noted from Table 4.2 that both the
power dissipation and area consumption for any word-length by the Symmetry based
Approach (shown as Approach-B in Table 4.2) is less than that in the architecture basedChapter 4 n-Dimensional Cross Product Computation 95
Figure 4.13: Comparative Post synthesis Area consumption results for dierent Word-
lengths using proposed Generalized Algorithm and Symmetry-based Approach for (a)
4D cross product, (b) 5D cross product.
Figure 4.14: Comparative Post synthesis NAND gate complexity results for dierent
Word-lengths using proposed Generalized Algorithm and Symmetry-based Approach
for (a) 4D cross product, (b) 5D cross product.Chapter 4 n-Dimensional Cross Product Computation 96
on the proposed generalized Algorithm (shown as Approach-A in Table 4.2). Therefore,
these results shown in Table 4.2 also validate the numerical results on hardware saving
of the Approach-B over Approach-A as derived in the last section and also provide a
proper justication of Fig. 4.9.
Figure 4.15: Variation of Power - Delay Product with frequency and word-length for
3D cross product architecture based on the generalized approach.
All experimental results presented above are simply for proof of the concept discussed in
the previous sections. However we believe, since power consumption is directly related
to frequency, it would be a good idea to use Power-Delay Product (PDP) as the metric
and show its variation considering a reasonable range of frequency of operation for the
generalized as well as symmetry based approaches. Keeping that in mind, we plot PDP
with frequency ranging from 1 to 30 MHz for 3D, 4D and 5D cases in Fig. 4.15, 4.16
and 4.17 respectively. It is important to note that the PDP values as appeared in these
gures are obtained considering the worst case delays derived in (4.44) and (4.47) for
generalized and symmetry based approach respectively. To show the eectiveness of the
symmetry based approach over the generalized approach in terms of PDP, Fig. 4.16
and Fig. 4.17 show the variation of PDP for both of these two approaches. Since lower
PDP signies faster and ecient design, comparing Fig. 4.16(a) with Fig. 4.16(b) for
4D case and Fig. 4.17(a) with Fig. 4.17(b) for 5D case, it can easily be observed that
for a xed word-length and at a particular frequency the PDP value for the symmetry
based approach is much lower than the corresponding generalized approach. Thus the
eciency of the symmetry based approach over the generalized one can once again be
veried.
To the best of our knowledge, due to the unavailability of any cross product computationChapter 4 n-Dimensional Cross Product Computation 97
Figure 4.16: Variation of Power - Delay Product with frequency and word-length for
4D cross product. (a) Generalized Approach, (b) Symmetry based Approach.
Figure 4.17: Variation of Power - Delay Product with frequency and word-length for
5D cross product. (a) Generalized Approach, (b) Symmetry based Approach.Chapter 4 n-Dimensional Cross Product Computation 98
architecture, we are unable to compare the results of our proposed architectures with
any other published results.
Table 4.2: Post-synthesis Power and Area results of 4D and 5D cross-product compu-
tation architectures based on the Structural Approach (App-A) and Symmetry based
Approach (App-B) with variable word-lengths (W bits)
D W Power (W) Area (mm2) NAND Gate Complexity
App - A App - B App - A App -B App - A App -B
4 2:5665 1:7777 0:0278 0:0196 4594 3239
4 8 6:4506 4:1313 0:0738 0:0503 12194 8311
16 22:4782 13:1685 0:2332 0:1570 38533 25942
32 97:7398 54:0180 0:8229 0:5505 135971 90962
4 13:4830 10:0228 0:1475 0:1122 24372 18539
5 8 33:4430 22:0020 0:3819 0:2705 63103 44696
16 115:6822 67:3969 1:1893 0:8143 196514 134551
32 509:8800 270:1250 4:1785 2:8120 690433 464640
4.6 Concluding Remarks
In this chapter a generalized algorithm comprising of several mapping schemes for com-
puting nD vector cross-product using 3D cross-product computation unit as the fun-
damental block is proposed. The working principle of the proposed algorithm has been
demonstrated with an illustration of data-ow graph and an architecture has been dis-
cussed based on this algorithm. A new symmetry based approach was introduced for
hardware reduction and has been proved very eective over the proposed generalized
architecture in terms of low hardware complexity and improved faster operation. Worst
case precision error has been analyzed and a optimum data-bus width selection criterion
to achieve a pre-specied output precision has also been formulated. To give an insight
into the VLSI implementation of the proposed schemes, post-synthesis power and area
results are provided with dierent word-lengths for 3, 4 and 5 dimensional cases under
a specic technology. Moreover, it has been pointed out that the proposed algorithm
can enable low-complexity hardware design for computation intensive ICA algorithms
which will be discussed in the next chapter.Chapter 5
FastICA Based on nD Cross
Product
In the last chapter the concept of vector cross product has been introduced in the
context of ICA and its corresponding n-Dimensional (nD) cross product computation
architectures have been proposed. In this chapter that concept is utilized to propose a
novel low complexity nD FastICA.
High algorithmic eciency [117], [118] and better convergence speed [99], [75] has made
FastICA an excellent candidate for application in BSS problems where separation of a
signal of interest from the mixture of multiple signals is of paramount importance. How-
ever it is computationally intensive algorithm and therefore its hardware implementation
is deemed to be constrained by large silicon area and power consumption 1.
As for an example, it can be envisaged that the sensors are placed over the patients' body
within remote healthcare monitoring environment for capturing the vital signs. These
physiological signals are always mixed with artifacts and noise. If a on-board processing
unit is envisaged within the sensors which helps separating these artifacts and noise
from the wanted physiological signal, then FastICA will nd its potential application
here because of its algorithmic eciency. However, sensors used in such remote health
monitoring environment, need to be tiny, unobtrusive and need to be run in battery
backup. So technically, although FastICA is very eective, because of its computation
intensive nature, under such resource constrained environment, may not suitable for
its hardware implementation in its present form. Therefore, any modication in this
algorithm that results in reduction of arithmetic computations may thus be benecial
for its implementation in hardware and from real-time operation perspective.
FastICA, needs to solve an adaptive iterative equation involving several computationally
1The contents of Section 5.3.4 and Section 5.3.5 appeared partly in \Algorithm and Architecture
for N-D Cross product Computation" by Acharyya et. al. in IEEE Trans. Signal Processing. See
Appendix-A for further detail.
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intensive arithmetic operations including square root evaluation, multiplications and
divisions. Being iterative in nature, these operations have to be performed repeatedly
until each estimated vector of the unmixing matrix (as detailed in Chapter 3) falls within
a pre-dened convergence basin. Since in n-dimensional (n-D) FastICA the unmixing
matrix consists of n vectors, conventional n-D FastICA needs n such iteration stages
for computation of these n vectors. Unfortunately, to the best of our knowledge, there
exists no algorithm which can reduce this signicant arithmetic computations.
In this context the concept of the generalized n-D vector cross product, as introduced
in the last chapter, can be brought in. Despite the presence of such concept in math-
ematics for a long time [125] - [131], due to lack of known engineering applications in
general purpose computer arithmetic and signal processing, this has not received much
attention. In this chapter the concept of generalized n-D vector cross product is utilized
for reformulating n-D FastICA algorithm and show that such approach eliminates the
necessity of the nth iteration stage completely from the conventional n-D FastICA with-
out sacricing the algorithmic eciency and numerical accuracy. Consequently number
of arithmetic operations can be reduced signicantly which is benecial for hardware
implementation from silicon area and power consumption perspectives.
The rest of this chapter is organized as follows - Section 5.1 proposes a novel low com-
plexity predictive 2D FastICA algorithm as the motivation behind this research, Section
5.2 describes the proposed cross-product based low complexity nD FastICA algorithm,
Section 5.3 analyzes the performance of the proposed algorithms in terms of the hard-
ware complexity and delay, Section 5.4 validates the proposed algorithm and nally
Section 5.5 concludes the discussion.
5.1 Motivation: Proposed Predictive 2D FastICA Algo-
rithm
In this section, rstly conventional 2D FastICA algorithm is explored further from the
perspective of its internal geometry. Then, it will be shown that the conventional scheme,
in its present form, has some redundancies which, if eliminated, may give rise to a po-
tential low complexity solution from its hardware implementation point of view. Subse-
quently, a novel low complexity 2D FastICA algorithm is proposed which will be called
as - \Predictive 2D FastICA Algorithm".
Considering the conventional 2-D FastICA (i.e. n = 2) the unmixing matrix B can be
written as:
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where, the ith unit-norm vector of B to be estimated is denoted by wi 2 R2 and 8i = 1;2
and wi;j denotes the jth component of wi where j = 1;2; 8i. Consider w1 is already
determined following the conventional FastICA using (3.7) and (3.10).
Now, considering any arbitrary vector u 2 R2 and denoting u = [u1 u2]T and w1 =
[w1;1 w1;2]T and the projection of u on w1 by Projw1









where h;i represents the vector scalar product or dot product operation. Using Gram-
Schmidt orthogonalization (as shown in (3.9)) in (5.2) and considering the usual Eu-
clidean norm for normalization, the following equation holds:
uw1




u1   (u1(w1;1)2 + u2w1;1w1;2)























where the orthogonal component of u on w1 is denoted by uw1
?. Transforming (5.3)
from Cartesian to Polar co-ordinate system, w1 can be dened as:
w1 = [w1;1 w1;2]T = [cos sin]T (5.4)
where, polar angle  = tan 1(w1;2=w1;1). Since w1 is a vector with unit norm, the
magnitude of the radial vector is one and thus does not appear in (5.4). Using (5.4) in
(5.3), uw1




u1 sin2    u2 sincos
u2 cos2    u1 sincos
#
(5.5)
The norm of uw1
? (i.e. juw1
?j) can be determined from (5.5) as:
juw1
?j = (u1 sin   u2 cos) (5.6)
It is to be noted from (5.6) that juw1
?j can take any one out of two probable values.
Normalizing (5.5) by (5.6) and using (5.4), the new normalized vector uw1














It is to be noted from (5.7) that there is only one possible orthonormal vector (with
an associated phase indeterminacy) with respect to a pre-determined unit-norm vector
(w1) in 2-D vector space and this orthonormal vector (uw1
?) can be derived straightway
in terms of w1 without the necessity of any further computation.
From Section 3.3, it can be seen that since all calculations involved in FastICA Iteration
are carried out in the whitened space, the necessity of (3.10) and (3.9) after (3.7) is
therefore to ensure all the estimated columns of unmixing matrix B are mutually or-
thonormal. Hence for the 2-D FastICA case under consideration, without any loss of
generality it can also be said that within B, w1 and w2 are mutually orthonormal. It
has already been proved in (5.7) that in a 2-D vector space if w1 is already known, then
there can only be one vector possible which is orthonormal to w1. Combining all these
arguments together, a predictive algorithm can be framed for 2-D FastICA as follows:
Theorem 1. Predictive Algorithm - If the rst column (i.e. the rst vector w1) of
the unmixing matrix B (as shown in (5.1)) of 2-D FastICA Iteration stage is already
determined, then the second column (i.e. the second vector w2) can directly be evaluated












Proof. Proof follows after replacing uw1
? by w2 in (5.7) and using fore-mentioned
arguments. 
Fig. 5.1 shows the overall ow of the modied FastICA Iteration stage of 2-D FastICA
algorithm based on the proposed predictive approach in pseudo-code format.
Theorem 1 leads to the following inferences:
Conjecture 1:1. Low Computational Complexity (in terms of arithmetic operations)-
One conventional FastICA Iterative stage, as outlined in Section 3.3, needs solving an
adaptive equation (see (3.7)), orthogonalization (see (3.9)), normalization (see (3.10))
for estimating w2 and these three steps are repeated until convergence is achieved.
Comparing these with Fig. 5.1, it can be seen that the proposed algorithm does not
need any of these three steps for w2 computation and thereby removes signicant amount
of complex arithmetic operations such as division, square rooting and multiplications.
From architectural point of view, such reduction in overall arithmetic computations
makes the proposed algorithm highly ecient for resource constrained applications which
will be analyzed in Section 5.3.Chapter 5 FastICA Based on nD Cross Product 103
Figure 5.1: Pseudocode for the proposed Predictive Algorithm based 2-D FastICA.
Conjecture 1:2. Low Numerical Error - Following Conjecture 1:1, it is imperative that
reduction in total number of arithmetic operation leads to less numerical error in xed-
point arithmetic based architecture.
Conjecture 1:3. Symmetric Approach - It can be seen from (5.8) that w2 can be computed
from w1 by simple complement and hardware wiring operations without the necessity of
any additional arithmetic operation. Therefore w1 and w2 can be obtained in parallel
and thus the proposed algorithm transforms the deationary scheme of estimating ICs
into symmetric one.
Conjecture 1:4. Phase or Sign Indeterminacy - Due to the absence of any apriori infor-
mation of the channel and the source, phase or sign indeterminacy is the typical problem
in any ICA and the proposed algorithm based 2-D FastICA is also not an exception.
As can be seen from (5.6) - (5.8), w2 can be estimated up to a sign change probability.
However, such sign inversion does not change the morphology of the signal and preserves
the total energy, hence it does not worsen the eectiveness of the algorithm.
Fig. 5.2 shows the geometrical interpretation of the aforementioned predictive algorithm.
From (5.8) it can be observed that the absolute value of the abscissa and ordinate of
the predicted w2 are same as the ordinate and the abscissa of the pre-determined w1
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it can be said that if w1 makes an angle  with the X-axis in 2-D co-ordinate plane (see
Fig. 5.2(a)), then given the condition that the two vectors will be mutually orthonormal,
the second vector w2 will also make an angle  with the Y -axis in the same plane as
shown in Fig. 5.2(b). Since both of these two vectors are of unit norm, they can be
considered as the radii of the unit circle as shown in Fig. 5.2.
Figure 5.2: Geometrical interpretation for the predictive 2-D FastICA. (a) Pre-
determined w1 is making an angle  with the X-axis in 2-D plane. (b) To maintain
the condition of orthonormality, second vector w2 will also make an angle  with the
Y -axis in the same plane.
The associated sign or phase indeterminacy which was mentioned after (5.7), can also
be seen in Fig. 5.2(b). The predicted vector can make angle  with positive Y axis or
negative Y axis and thus +w2 or  w2 - both are possible. Therefore it is associated with
sign or phase indeterminacy problem and detailed discussion on this issue is deferred
until the next section.
This aforementioned predictive algorithm along with the geometric interpretation shown
in Fig. 5.2 motivate us to explore how the same concept can be extended to higher
dimension where n > 2. In this context, the concept of vector cross product will be
utilized and subsequently introduce a generalized n-D FastICA algorithm based on this
concept in the next section.
5.2 Proposed Vector Cross Product Based nD FastICA Al-
gorithm
To present the idea of extending the concept of predictive 2-D FastICA described in
the last section in the higher dimension (where n > 2) in a simple fashion initially the
geometrical view is provided and then later in this section the mathematical model will
be formulated.Chapter 5 FastICA Based on nD Cross Product 105
Figure 5.3: Geometrical interpretation of the step-by-step development of the 3D
FastICA based on the concept of vector cross product. (a) w1 is pre-determined in
3-D space. (b) w1 can be assumed to be orthonormal to a surface S. (c) Several
combinations of a pair of mutually orthonormal vectors in S which are orthonormal to
w1 as well. (d) Consider w2 is also known. (e) A 2-D plane T can be considered to
be spanned by w1 and w2. (f) w3 (or  w3) can be obtained by taking cross-product
between w1 and w2 which is orthonormal to surface T.Chapter 5 FastICA Based on nD Cross Product 106
Considering rst the 3D FastICA (i.e. n = 3), the unmixing matrix B can be given as:












where, the ith unit-norm vector of B to be estimated is denoted by wi 2 R3 and 8i =
1;2;3 and wi;j denotes the jth component of wi where j = 1;2;3; 8i. Consider w1
is already determined using (3.7) and (3.10). Consider Fig. 5.3 depicts one such 3-D
coordinate space denoted by \O X Y  Z" where the orientation of the pre-determined
vector w1 is shown arbitrarily in Fig. 5.3(a).
Since within a 3-D space any vector can be considered as the normal to a surface, without
any loss of generality w1 can also be considered as the normal to an arbitrary surface
as denoted by S in Fig. 5.3(b).
From the discussion of the Section 5.1, it is important to recall that in 3-D FastICA,
B comprises of three mutually orthonormal vectors. Since one vector i.e w1 is already
known and it is orthonormal to the surface S, therefore it is obvious that other two
vectors i.e. w2 and w3 also lie in S.
Since any combination of a pair of mutually orthonormal vectors in S is also orthonormal
to w1, therefore if a unique combination of a pair of such mutually orthonormal vectors
can be found in plane S, then the problem under consideration will be solved. But this
raises following two issues.
Since from (5.8) it can be seen that knowledge of one vector within B in 2-D FastICA is
sucient to predict the orientation of the other vector, (i) in higher dimensional space
(i.e. where n > 2), is the knowledge of one vector w1 sucient to predict w2;w3;;wn?
or (ii) is it necessary to know w1;w2;;wn 1 to predict wn?
To address the rst issue, consider Fig. 5.3(c). It shows two dierent combinations of
a pair of mutually orthonormal vectors on S - a1;b1 and a2;b2 which dene space P1
and P2 respectively where both P1 and P2  S. It can also be seen from Fig. 5.3(c) that
both vectors within any of these two combinations are mutually orthonormal to w1.
In more generalized way, it can be said that there exists several such combinations of
a pair of mutually orthonormal vectors ak and bk in S where k is very large. Since
it is associated with such large degree of freedom, it is not possible to nd a unique
combination of a pair of mutually orthonormal vectors in S only based on the knowledge
of one vector w1. Thus the rst issue is resolved and at this point it is clear that
knowledge of one vector is not enough to predict the rest of the vectors in B.
Now consider that the second vector w2 is also determined using (3.7), (3.10) and (3.9)Chapter 5 FastICA Based on nD Cross Product 107
repetitively and from the discussion above it is evident that w2 lies in S as shown in
Fig. 5.3(d). A surface T can be considered to be spanned by w1 and w2 as shown in
Fig. 5.3(e). Therefore S and T are the two orthogonal planes where w2 lies at their
intersection. It was already discussed above that w3 lies in S, but its orientation is
not known so far. However it is known that w3 is orthonormal to both w1 and w2.
Therefore it has to be orthonormal to the surface T which is dened by w1 and w2 as
shown in Fig. 5.3(f).
The concept of 3-D vector cross product can be introduced at this point since this a
mathematical tool used to derive the vector which is the normal to a surface spanned
by two known vectors [120], [121]. Since based on our assumptions w1 and w2 of B are
already known and it has already been shown that w3 is orthonormal to the surface T
dened by w1 and w2, therefore w3 can be computed simply by considering the cross
product operation between w1 and w2 using (4.3), as follows:

























where W3;1k and M1k;w3 are the (1k)th cofactor of 33 matrix shown in (5.10) and the
corresponding Minor respectively. Thus the second issue mentioned above is resolved
and it means that in the case of 3-D FastICA, two vectors are needed to predict the
third vector based on the concept of vector cross product.
Before proceeding further, at this important juncture, it is necessary to recall the validity
and generalization of the concept of cross product in n-D vector space from the last
chapter where it was mentioned that generalization of r-fold vector cross product in nD
space exists precisely in the following cases:
(1) r = 1 and n is even.
(2) r = n   1 and n is arbitrary.
(3) r = 2 and n = 3 (i.e. common cross product) and 7.
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Since Theorem 1 stated clearly that for 2-D FastICA the second vector of the unmixing
matrix can be predicted straightway from the rst one and the detailed explanation of
Fig. 5.3 established the fact that for 3-D FastICA, the third vector of the unmixing
matrix is simply the cross product of the rst two vectors, following the same analogy
and using the case-2 (r = n   1 and n is arbitrary) among the four afore-mentioned
cases, the same concept can be extended further for n-D FastICA (where n > 3) based
on the concept of the generalized n-D vector cross product as follows.
Theorem 2. Vector Cross-Product based n-D FastICA - If (n   1) columns (i.e.
(n 1) vectors w1;w2 ::: w(n 1)) of the unmixing matrix B for n-D FastICA Iteration
stage are already determined, then the nth column (i.e. the nth vector wn) is simply the









e1 e2 e3 ::: en
w1;1 w1;2 w1;3 ::: w1;n
w2;1 w2;2 w2;3 ::: w2;n
:::::::::::::::::::::::::::::::::::::
















where Wn;1k and M1k;wn are the (1k)th cofactor of n  n matrix shown in (5.12) and
the corresponding Minor respectively.
Proof. The concept follows straightway from the above discussion. The generalized
expression for the n-D vector cross product follows from (4.4), (4.5) and (4.7). 
Although at this point it can be argued that conventional orthogonalization techniques
such as Gram-Schmidt or Householder methods can be used instead of the cross-product,
it is important to understand that those methods also need the computation of the com-
plete iteration update stage within the nD FastICA Iteration which involves signicant
amount of computations (as will be shown in the next Section), whereas cross-product
based approach is able to remove that stage as well. Moreover for each data-frame
computation of cross-product is required only once which removes the necessity of it-
erative computations of update, orthogonalization and normalization stages from the
conventional FastICA.
Fig. 5.4 shows the overall ow of the proposed vector cross product based n-D FastICA
algorithm in pseudocode format. It is to be noted from this gure that the n-D Fas-
tICA iteration stage is now needed to run only for (n   1) times. Each such iteration
includes computation of the adaptive learning equation several times iteratively before it
converges to a pre-dened convergence range and each time the estimated intermediate
vector has to be normalized and orthogonalized. The proposed algorithm removes com-
pletely the necessity of the nth FastICA iteration stage from the n-D FastICA IterationChapter 5 FastICA Based on nD Cross Product 109
Figure 5.4: Pseudocode for the Proposed Vector Cross Product based n-D low com-
plexity FastICA Algorithm.Chapter 5 FastICA Based on nD Cross Product 110
by introducing the concept of the generalized n-D vector cross-product.
Theorem 2 leads to the following inferences:
Conjecture 2:1. Low Computational Complexity - It is to be noted from (5.12) that
the vector cross product based approach does not require computation of the FastICA
adaptive iterative equation as shown in (3.7) several times until convergence is achieved
and it does not need to go through the steps of normalizations and orthogonalizations
for each such iteration as shown in (3.10) and (3.9) respectively. Thus the proposed
algorithm removes one complete FastICA Iteration stage. However the proposed algo-
rithm needs to compute n-D vector cross product. The detailed performance analysis
will be carried out in Section 5.3 where it will be shown that the computation of n-
D cross product operation needs signicantly less arithmetic operations in comparison
with the conventional n-D FastICA Iteration stage. Therefore cross-product based n-D
FastICA is capable of reducing the computational complexity and improving operational
speed-up signicantly.
Conjecture 2:2. Low Numerical Error - Following Conjecture 2:1, it is imperative that
reduction in total number of arithmetic operation leads to less numerical error in xed-
point arithmetic based architecture. However explicit numerical error analysis will not
be carried out here.
Conjecture 2:3. Phase or Sign Indeterminacy - Since the vector cross product is an anti-
commutative operation, it is associated with the inherent sign or phase indeterminacy.
Considering cross product based 3-D FastICA once again, it can be seen from Fig. 5.3(f)
that depending upon the chosen order of vectors w1 and w2, the cross product can be
w3 or  w3 where minus sign indicates the estimated vector is 1800 out-of-phase with
w3. In the same way, proposed n-D cross product based FastICA algorithm also suers
from such sign or phase indeterminacy problem. But due to the absence of any apriori
information of the channel and the source, phase or sign indeterminacy is the typical
problem in any ICA and therefore the proposed algorithm is also not an exception.
However, such sign inversion does not change the morphology of the signal and preserves
the total energy, hence it does not worsen the eectiveness of the algorithm.
5.3 Performance Analysis
This Section analyzes the architectural performance of the predictive 2D FastICA and
generalized vector cross product based n-D FastICA algorithm proposed in Section 5.1
and 5.2 respectively in terms of hardware complexity (see subsection 5.3.2 and 5.3.4)
and delay (see subsection 5.3.3 and 5.3.5). Although accurate estimation of these two
parameters are dicult because of the basic dierences of the adopted technology, as-
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our attempt here is to perform the approximate analysis and provide a comparative
study with the available architectures.
5.3.1 Important Considerations
Throughout the analysis Kurtosis is considered as the contrast function and keep a
generalized view of frame-length K, word-length b and the number of Iteration of Con-
vergence (IOC) as P. To compute overall hardware complexity and delay, two metrics -
transistor count and delay of a basic two input NAND gate are used respectively. How-
ever, since implementation of dierent arithmetic units can be done in dierent ways,
rst the generic hardware complexity and delay expression are derived here based on
the number of arithmetic operations considering a at unfolded architecture without re-
source sharing (used for hardware complexity computation in the following subsections)
or parallel computing capability (used for delay analysis in the following subsections)
following the approach presented in [122] irrespective of any specic implementation.
Then to compare the performances under a uniform platform, Ripple Carry Adder
(RPA) and Subtractor (RPS), Conventional Array Multiplier (MUL), Non-restoring Ar-
ray Divider (NAD), Square Rooter (SQRT) and basic combinatorial control-enabled 2's
complementer structures are considered. Additionally it has been considered that the
hardware complexity and delay of a squaring unit is 50% and 80% respectively of a
conventional two-input multiplier [82].
It is important to note the following assumptions which will be used frequently to design
the mathematical models for the hardware complexity and delay in the subsequent
subsections.
Assumption 1:1. (i) One b-bit RCA and RPS needs b Full-Adders (FA) [83], (ii) one b
by b MUL needs b(b 2) FA, b Half-Adders (HA) and b2 AND gates [84], (iii) one b-bit
2's complementer needs (b   1) OR gates, b AND gates and b XOR gates [83], (iv) one
b by b NAD consists of 0:5  b(3b   1) FA and 0:5  b(3b   1) XOR gates [85] and (v)
one b-bit SQRT needs 0:125  (b + 6)b FA and XOR gates [138].
Assumption 1:2. Transistor Count (TC) of (i) 1-bit FA is 24, (ii) 1-bit HA is 12, (iii)
one 2-input XOR gate is 12, (iv) one 2-input AND gate is 6 and (v) one 2-input OR
gate is 6 [62].
Assumption 1:3. Denoting the delay of a two-input NAND gate by 4, the delay of (i)
b-bit two-operand RCA and RCS is 2b4 (a and s), (ii) b-by-b MUL is 8b4 (= m),
(iii) b bit combinatorial 2's complementer is (2b + 3)4 (= c) [83], (iv) b-by-b NAD is
(3b + 2)n4 (= d) [85] and (v) b bit SQRT is (b + 1)(2b + 3)4 (= sqrt) [138].
Assumption 1:4. Since dierent arithmetic units can be implemented in dierent ways,
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following [122]. Under these assumptions, the hardware complexity of the architectures
in terms of the arithmetic modules can equivalently be expressed in terms of total
arithmetic operations involved [122].
Assumption 1:5. Delay can be dened as the time between the rst input to do the rst
computation and the last output from the nal computation [51]. In this context of delay
analysis, the worst-case delay of the n-D cross product architecture and one FastICA
Iteration stage is derived. Moreover, it is assumed that there is no parallel computing
capability of the architectures under consideration and therefore it is considered that
only one arithmetic operation is permitted at one cycle [122]. No interconnect delay is
considered. Under these assumptions the worst-case delay becomes the additive delay
of the individual arithmetic module involved for overall computation [122].
Table 5.1: Comparison of the architectures in terms of number of arithmetic op-
erations where \K" and \M" denotes the frame-length and iteration of convergence
respectively. PP = Preprocessing, iteration = FastICA Iteration, Div = Division.
FastICA Architecture Number of Arithmetic Operations involved
PP Iteration Add Subtract Multiply Div Sq.Root
Shyu [76] Shyu [76] 9K + 6KP 2K + 8P 11K + 12KP 7 + 2K 3 + 2P
+2P +4 +19P + 8 +6P
Acharyya [137] Acharyya [137] 9K + 6KP 2K + 8P 13K + 11KP 2 + 2P 3 + 2P
+5P +4 +14P + 5
Shyu [76] Proposed 9K + 3KP 2K + 3P 11K + 6KP 7 + 2K 3 + P
+4 +6P + 8 +3P
Acharyya[137] Proposed 9K + 3KP 2K + 3P 13K + 6KP 2 + P 3 + P
+2P +4 +5P + 5
5.3.2 Hardware Complexity: Proposed Predictive 2D FastICA
Table 5.1 shows the total number of arithmetic operations involved in several archi-
tectures including the proposed predictive one. Recalling that the proposed predictive
algorithm can be applied for the FastICA Iteration stage, last two rows of Table 5.1
include the FastICA Iteration architecture based on this proposed predictive algorithm
along with the existing architectures for Preprocessing stage.
Since it was already shown in one of our research work [137] (and can also be formulated
from Table 5.1) that the performance of [137] is better than [76] in terms of hardware
complexity and delay, therefore for simplicity of the discussion and clarity of the sim-
ulation results, here all comparisons are done with [137]. Unless otherwise stated, now
onwards the complete FastICA architecture presented in the last row of Table 5.1 (i.e.
Preprocessing based on [137] + FastICA Iteration based on the proposed predictive
algorithm) will be denoted as Proposed Approach.
It can be observed from Table 5.1 that Proposed Approach reduces (3K+3)P number
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and (5K + 9)P multiplications (in which (2K + 2)P are squaring operations) over the
architecture presented in [137].
Figure 5.5: Comparative TSPW analysis between [137] and Proposed Approach
(i.e. [137] for Preprocessing + proposed algorithm based architecture for FastICA
Iteration). (a) Variation of TSPW with Frame-length and word-length for xed IOC
= 5, (b) Variation of TSPW with IOC and wordlength for xed frame-length = 512.
Denoting the transistor counts for RCA, RPS, MUL, NAD and SQRT by TCA, TCS,
TCM, TCD and TCSQ respectively and using these TC in the fore-mentioned gain inChapter 5 FastICA Based on nD Cross Product 114
terms of arithmetic operations, we get TSA = P(3K + 3)  TCA, TSS = 5P  TCS,
TSM = P(5K + 9)  TCM, TSD = P  TCD and TSSQ = P  TCSQ, where TS
denotes Transistor Saving over the architecture proposed in [137] due to reduction in
number of adders, subtractors, multipliers, dividers and square rooters. Summing over
these TS and putting the corresponding values of TC, total Transistor Saving (TS)
can be computed. TS can be normalized with respect to n and a metric - Transistor
Saving Per Word-length (TSPW) can be formulated using the approach presented in
[86]. Being the function of K, P and n, Fig. 5.5 shows the variation of TSPW for the
Proposed Approach over [137] with respect to these parameters and compares with
the TSPW as presented in [137].
Fig. 5.5(a) plots the variation of TSPW of the Proposed Approach with respect to
the frame-length K and word-length n keeping the IOC P = 5 where 64  K  4096
and 4  n  32. It can also be observed from Fig. 5.5(a) that TSPW for the Proposed
Approach is signicantly higher than that presented in [137] for higher K and n. Fig.
5.5(b) shows the variation of TSPW of the Proposed Approach with respect to P
(where 1  P  10) and n (where 4  n  32) keeping K = 512 (as considered for the
example architecture whose implementation results are presented in Section 5.4). It can
be seen from Fig. 5.5(b) that with the increase of P and n TSPW of the Proposed
Approach increases exponentially and leads to substantial amount of transistor saving
over the approach presented in [137].
5.3.3 Delay Analysis: Proposed Predictive 2D FastICA
Proceeding the same way adopted to derive the hardware complexity, rst the gain of
the Proposed Approach over [137] in terms of arithmetic computations can be found
out from Table 5.1.
It is to be recalled from last subsection that Table 5.1 shows the number of multiplication
saved is (5K + 9)P in the Proposed Approach which includes (2K + 2)P number of
squaring units as well. Therefore, total saving in terms of number of full multiplication
becomes (4K+8)P. As mentioned in section 5.3.1, the delay of a squaring unit is almost
80% of a full multiplier, therefore the delay of a squaring unit can be translated into a
full multiplier delay. Eective Delay Gain (DG) over the architecture described in [137]
can be formulated following the approach presented in [137] combining  along with
the total savings in arithmetic computations. DG can then be normalized with respect
to n4 to produce a metric called Delay Gain Per Word-length (DGPW) following the
same approach presented in [137]. Being a function of frame-length K, iteration of
convergence P and wordlength n, Fig. 5.6(a) shows the variation of DGPW with K
(where 64  K  4096) and n (4  n  32) with P = 5 and Fig. 5.6(b) plots the
variation of DGPW with P (where 1  P  10) and n (4  N  32) keeping K = 512.
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the Proposed Approach. It can be observed from Fig. 5.6(a) that with the increase
of K and n, DGPW for the proposed approach is higher than that presented in [137].
DGPW for the proposed approach, as shown in Fig. 5.6(b) is signicantly greater than
that shown in [137] for higher P.
Figure 5.6: Comparative DGPW analysis between [137] and Proposed Approach.
(a) Variation of DGPW with Frame-length and wordlength for xed IOC = 5, (b)
Variation of DGPW with IOC and wordlength for xed framelength = 512.Chapter 5 FastICA Based on nD Cross Product 116
5.3.4 Hardware Complexity: Proposed Cross product based nD Fas-
tICA
Since it was mentioned in Conjecture 2:1 in Section 5.2 that one complete n-D FastICA
Iteration stage is replaced by an n-D cross product computation operation, therefore
to prove the low complexity of the proposed algorithm, the hardware complexity and
delay of one n-D FastICA iteration stage as well as the n-D cross product computation
operation are determined individually.
5.3.4.1 Complexity of n-D Cross product
Detailed discussion on the hardware complexity issues of nD Cross Product computa-
tions has been carried out in the last chapter. Recalling these derivations from the last
chapter and using (4.39) in (4.35), nD HWstr can be expressed as:
nD HWstr = n  (n 1)D HWstr + n(n   2)  2A+bn=2c  C (5.13)
Here the proposed "generalized approach" for cross product computation (as discussed
in the last chapter) is considered for the purpose of comparison of hardware complexity.
However, it is imperative to say, if the proposed "symmetry based approach" is used,
further hardware complexity reduction is achievable.
5.3.4.2 Complexity of one n-D FastICA Iteration
As mentioned at the beginning of this subsection, considering Kurtosis (denoting a zero-
mean random variable by , Kurtosis can be dened as: Kurt() = Ef4g 3(Ef2g)2)
as the contrast function (g) in (3.7), the adaptive iterative equation becomes:
wk   EfZ(wk
TZ)
3
g   3wk (5.14)
Using the notations introduced before and denoting the number of divider, squaring
unit and square rooter by D, Sqrng and Sqrt, the hardware complexity of the adaptive
equation of n-D FastICA ( n HWadp) as shown in (5.14) can be given as:
n HWadp = [(n + 1)KP + nKP]  M + [(n   1)KP+
n(K   1)P + nP]  2A+nP  S + KP  Sqrng
(5.15)
Following the same procedure, the hardware complexity for normalization ( n HWnrm)
in n-D FastICA as shown in (3.10) can be derived as:
n HWnrm = (n   1)P  2A+nP  D + nP  Sqrng + P  Sqrt (5.16)Chapter 5 FastICA Based on nD Cross Product 117
and, the hardware complexity for orthogonalization ( n HWoth) within n-D FastICA as
shown in (3.9) can be given as:
n HWoth = [n(n   1)P + n2P]  M + (n   1)2P  2A
+ n(n   1)P  S
(5.17)
Combining (5.15), (5.16) and (5.17), hardware complexity of one n-D FastICA Iteration
stage ( n HWfica) can be written as:
n HWfica = n HWadp + n HWnrm + n HWoth
= P[K(2n + 1) + n(2n   1)]  M + n2P  S+
P[K(2n   1) + n(n   1)]  2A+nP  D
+ P(K + n)  Sqrng + P  Sqrt
(5.18)
5.3.4.3 Proof of Low Complexity of the Proposed Algorithm
To prove that the proposed vector cross product based FastICA algorithm reduces the
hardware complexity signicantly over the conventional FastICA, it is sucient if the
hardware complexity involved in computing one n-D FastICA Iteration can be shown
to be signicantly higher than that involved in an n-D cross product computation.
Therefore, it is essential to compare the hardware complexities nD HWstr and n HWfica
as shown in (5.13) and (5.18) respectively.
To do this, the approach described in [86] is followed and the following assumptions are
made:
Considering Assumption 1:1 and Assumption 1:2, hardware complexities as shown in
(5.13) and (5.18), can be expressed in terms of TC. Then, taking the dierence between
these results, Transistor Saving (TS) can be computed. It can easily be shown thereafter
that TS is signicantly higher for the proposed generalized vector cross product based
FastICA algorithm than the conventional one.
To give an insight into the low complexity, Fig. 5.7(a) shows the variation of TS with
the change of dimension (n, denoted as dim in the gure), word-length (b) and frame-
length (K) for a xed Iteration of Convergence (IOC) M = 5 and Fig. 5.7(b) plots the
variation of TS with the change of dimension, word-length and IOC for a xed frame-
length K = 512. The range of word-length and dimension are considered between 4 to
32 and 3 to 6 respectively. From both of these gures it can be seen that TS increases
signicantly with the increase of the dimension and word-length. From both the gures,
it can also be seen that TS is very prominent among dierent dimensions from the
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Figure 5.7: Comparative Transistor Savings (TS) analysis between the proposed cross-
product based FastICA and the conventional FastICA. (a) Variation of TS with Frame-
length, Word-length and Dimension (dim = 3;4;5;6) for xed IOC= 5, (b) variation
of TS with IOC, Word-length and Dimension (dim = 3;4;5;6) for xed Frame-length
= 512.Chapter 5 FastICA Based on nD Cross Product 119
5.3.5 Delay Analysis: Proposed Cross product based nD FastICA
This subsection analyzes the performance of the proposed cross-product based FastICA
algorithm in terms of delay. The same strategy used to design the mathematical models
for the hardware complexity of this proposed algorithm in subsection 5.3.4 is adopted
here as well.
5.3.5.1 Delay of n-D Cross Product
The delay of the nD cross-product computation has been discussed in detail in the last
chapter. Here for the comparison purpose the proposed generalized nD cross product
computation algorithm is considered. However, if symmetry based approach is used, the
performance in terms of the operational delay will improve.
5.3.5.2 Delay of one n-D FastICA Iteration
Considering Kurtosis as the contrast function again, following the same approach used
in the last subsection to obtain hardware complexity as shown in (5.18), delay of an n-D
FastICA Iteration stage ( nD  fica) can be written as:
nD  fica = P[K(2n + 1) + n(2n   1)]  m + n2P  s+
P[K(2n   1) + n(n   1)]  2a +nP  d
+ P(K + n)  sqrn + P  sqrt
(5.19)
where along with the notations introduced before, d, sqrn and sqrt are the delay
associated with a divider, squaring unit and a square rooter.
5.3.5.3 Proof of Operational Speed-up
To show the operational speed up due to the proposed vector cross product based Fas-
tICA over the conventional FastICA, a comparison of the delay, as derived in (4.44) and
(5.19), is carried out here using the following assumptions:
Using Assumption 2:1 in (4.44) and (5.19), nD  str and nD  fica can be expressed in
terms of 4. Thereafter taking their dierence and normalizing the result with respect
to 4, the normalized Delay Gain (DG) for the proposed algorithm over the conventional
one can easily be derived.
To give an insight into the comparative results on delay, Fig. 5.8(a) plots the variation
of DG with dierent dimensions (n, denoted by dim in the gure), word-length (b,
considered in the range from 4 to 32) and frame-length (K, considered within the rangeChapter 5 FastICA Based on nD Cross Product 120
Figure 5.8: Comparative Delay Gain (DG) analysis between the proposed cross-
product based FastICA and conventional FastICA. (a) Variation of DG with Frame-
length, Word-length and Dimension (dim = 3;4;5;6) for xed IOC = 5, (b) variation
of DG with IOC, Word-length and Dimension (dim = 3;4;5;6) for xed Frame-length
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from 128 to 4096) for a xed Iteration of Convergence (IOC) M = 5 and Fig 5.8(b)
shows the variation of DG with respect to dierent dimensions, word-length and IOC
(M, considered within a range from 1 to 10) for a xed frame-length K = 512. It can
easily be seen from these two gures that signicant operational speed up is achieved
in the proposed algorithm over the conventional one with the increase in word-length as
well as dimension.
5.4 Algorithm Validation
Figure 5.9: (a) 0:7sin(450t)sin(40t), considered as one of the two sources for 2-D
FastICA, (b) 2nd component as the output of the Predicted FastICA algorithm given
as motivational example in Section 5.1.
Before proceeding further, it is important to note that the dimensionality (n) of FastICA
is dependent on the corresponding applications. So theoretically, n may be very high.
But to be realistic, in our envisaged model for remote health monitoring environment,
it is not possible to place large number of sensors over a patient's body because ethi-
cally technology should not be a burden to him/her and should not prevent him/her to
lead a normal life. Therefore, although a generalized cross product based nD FastICA
algorithm is proposed, but from the point of view of its implementation, validation of
this algorithm will be restricted here only upto 4th (n = 4) dimension.
This section validates the proposed algorithm for 2D, 3D and 4D as representative
cases. For this purpose software model for 2D, 3D and 4D cases for both conventional
as well as the proposed algorithm has been generated in C and simulation results areChapter 5 FastICA Based on nD Cross Product 122
Figure 5.10: (a) One of the sources for 3-D FastICA, (b) 3rd component as one of the
estimated outputs of the 3-D FastICA based on the proposed algorithm.
Figure 5.11: (a) One of the independent sources for 4-D FastICA, (b) 4th component
as one of the estimated outputs of the 4-D FastICA based on the proposed algorithm.Chapter 5 FastICA Based on nD Cross Product 123
shown in Fig. 5.10 and 5.11. Without loss of generality, the same method of proof can
be extended to any arbitrary dimensions.
Although the proposed cross product based algorithm, as described in Section 5.2, con-
siders 3 or higher dimensional FastICA, its motivation came from the predictive algo-
rithm discussed in Section 5.1 and so rst the simulation results are provided to validate
2-D predictive FastICA in Fig. 5.9.
Since in the Predictive algorithm, the rst vector of the unmixing matrix is determined
using the conventional 2-D FastICA and the second vector is predicted from this rst one,
therefore Fig. 5.9(b) only shows the second estimated component which is the output of
the predicted algorithm. It can clearly be seen from this gure that the output exactly
matches (upto a sign inversion) with one of the two sources considered (as shown in Fig.
5.9(a)) in this case and thus Fig. 5.9 validates the Predicted Algorithm.
It was discussed in detail in Section 5.2 that for n-D FastICA, the proposed algorithm
derives the nth vector of the unmixing matrix from the (n   1) vectors obtained using
the conventional FastICA algorithm. Therefore for 3-D and 4-D FastICA cases it is
essential to check whether the respective 3rd and 4th component match with one of the
independent sources. Thus only the 3rd and 4th estimated components as the outputs
of the 3-D and 4-D cross product based FastICA algorithm are provided in Fig. 5.10(b)
and Fig. 5.11(b) respectively.
From Fig. 5.10(b), it can easily be observed that the 3rd component obtained as the
output of the proposed algorithm for the 3-D case, exactly matches with one of the
original sources considered for the 3-D FastICA as shown in Fig. 5.10(a). In the same
way it can be observed from Fig. 5.11(b) that the 4th component as the output of the
proposed cross product based 4-D FastICA algorithm exactly matches with one of the
sources considered for 4-D FastICA case as shown in Fig. 5.11(a).
To give an insight into the corresponding hardware implementation result, the 2D ar-
chitecture based on the Proposed Predictive Approach is designed using Verilog HDL,
synthesized using Synopsys Design Compiler using 0:13 m standard cell CMOS tech-
nology and power analysis is done using Synopsys Prime Time. The synthesized area
and power consumption are obtained as 3:34 mm2 and 20:6 W at 1-MHz frequency for
VDD = 1:2V.
Due to unavailability of the implementation results in terms of silicon area and power
consumption in [76], we are unable to compare the fore-mentioned results with [76]. The
reduced computational complexity of the proposed algorithm leads to 6% area reduction
and 24% power consumption reduction when the aforementioned results are compared
with the latest reported architecture implementation results in [137].Chapter 5 FastICA Based on nD Cross Product 124
5.5 Concluding Remarks
In this chapter, a low complexity 2D predictive FastICA algorithm has been proposed
and then it has been explored further to understand how this predictive algorithm can
be extended in higher dimensions by investigating the concept of vector cross product.
It has been shown that the generalized cross product concept can be utilised for the
reduction of computational complexity of the conventional FastICA and subsequently a
low complexity nD FastICA algorithm has been proposed based on the generalized nD
vector cross product introduced in the last chapter. It has also been shown in Section
5.3 that the introduction of this concept is capable of reducing the computational com-
plexity signicantly compared to the conventional FastICA. It has also been pointed out
in the rst section of this chapter that the targeted application domain of the proposed
cross product based FastICA algorithm would be in the remote health monitoring en-
vironment. In such environment, from the practical point of view, patients are tted
with wearable sensors which are supposed to be very less in number so that these do
not interfere with the daily life activities of the patients. Therefore two to ve sensors
are generally used over the patient's body in such environment. In this case the pro-
posed algorithm would outperform the conventional FastICA in terms of less hardware
complexity as shown in Fig. 5.5 and Fig. 5.7.Chapter 6
FastICA Based on Co-ordinate
Rotation
In Chapter 1 it has been mentioned that in the emerging elds such as person-centric
remote health monitoring, Wireless sensor networks, separation of signals from a set of
mixed sensory data is an important requirement [28] - [74]. It has also been pointed
out that BSS can have potential application in such elds where without any or much
knowledge of the mixed signals or mixing channels, retrieval of source signals is the
fundamental goal [117]. It has already been outlined Chapter 1, 3 and 5 that ICA is
the most commonly used statistical technique for solving BSS problem [117] and among
the existing ICA algorithms, FastICA is popular because of its higher convergence speed
and accuracy [75], [77]. Being ecient from the algorithmic point of view, FastICA can
be deployed in the fore-mentioned applications.1
However these emerging applications are limited by the fundamental constraints of re-
source such as power and area. In most of the cases the devices used for such applications
are battery powered and are meant to be tiny and unobtrusive which necessitate the
development of reduced complexity low power signal processing techniques. Although
algorithmically eective, the computationally intensive nature of FastICA makes its
direct mapping into architecture unsuitable for such resource constrained applications.
Therefore an algorithm-architecture holistic optimization approach is necessary for main-
taining its algorithmic eciency and making it low-complexity at the same time from
its architectural perspective.
Recalling from Chapter 3 and 5, FastICA algorithm consists of two basic steps - Prepro-
cessing and the main Iterative step [77]. Preprocessing step is composed of two further
steps - centering and whitening [77]. Centering requires add and accumulation unit
1The contents of Section 6.2, 6.3, 6.12 and Section 6.13 have partly appeared as \Co-ordinate Ro-
tation Based Low Complexity 2D FastICA Algorithm and Architecture" by Acharyya et. al. in IEEE
International Conference on Green Circuits and Systems. Please see Appendix-A for further detail.
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whereas whitening needs computation of eigen values and the corresponding eigen vec-
tors of the covariance matrix formed using the mixed sensory data set [77]. Coordinate
Rotation Digital Computer (CORDIC) is the widely used technique for implementing
Eigen Value Decomposition (EVD) in hardware [139] - [145]. The main FastICA Iterative
steps consists of costly arithmetic operations involving division, square root evaluation
and multiplications. Direct implementation of these operations increases the hardware
complexity and contribute to high power consumption. The rst hardware implementa-
tion of 2D (i.e. the basic two sources - two sensors scenario) FastICA was reported in [76]
which is a oating-point-based direct mapping of the algorithm and no consideration was
given to the silicon area and power consumption reduction. Recently we have reported
a hardware ecient 2D FastICA architecture in [122] which uses xed-point arithmetic
and optimized the Preprocessing unit by removing some computationally intensive arith-
metic operations. This proposed methodology and its corresponding architectures have
already been discussed in detail in Section 3.8 of Chapter - 3. However such architec-
tural modications are obtained using algebraic method which can not be extended in
higher dimensions where n > 2. Therefore the FastICA architectures discussed in [76]
and [122] can not be generalized for nD cases where n  2.
In this chapter the aim is to make an attempt to merge the whitening stage with the
FastICA Iterative step so that the same hardware unit can be reused for both of these
stages. Since, CORDIC is popularly known technique for implementing EVD, the re-
search goal in this chapter is to explore how, if at all possible, the concept of co-ordinate
rotation can be applied in this context for implementing the FastICA Iterative step in
a generalized sense.
In this chapter, rstly the link between the CORDIC and FastICA is identied consid-
ering the nD case where n  2 and then Co-ordinate Rotation based low complexity
nD FastICA algorithm and architecture are proposed. Subsequently the hardware com-
plexity analysis is carried out and necessary functionality validation of the algorithm is
provided.
The rest of this chapter is organized as follows. Section 6.1 does the necessary theoretical
groundwork in brief, Section 6.2, 6.4, 6.6 deal with the relationship between CORDIC
and 2D, 3D and 4D FastICA algorithm and propose the corresponding Co-ordinate Ro-
tation based FastICA algorithm for those dimensions, Section 6.3, 6.5 and 6.7 present
the corresponding architectures, Section 6.8 proposes the generalized nD FastICA algo-
rithm based on CORDIC following the same treatment used for derivation of 2D, 3D
and 4D algorithm, Section 6.9 provides the CORDIC based nD FastICA architecture,
Section 6.10 brings the concept of doubly pipelining within the proposed CORDIC based
nD FastICA algorithm for architectural optimization, Section 6.11 discusses about some
important implementation issues of the proposed algorithm, Section 6.12 analyzes the
hardware complexity of the proposed architecture, Section 6.13 validates the proposed
algorithm and nally Section 6.14 concludes the chapter.Chapter 6 FastICA Based on Co-ordinate Rotation 127
6.1 Preliminaries
6.1.1 Conventional FastICA Algorithm
Comprehensive theoretical background of the conventional FastICA algorithm has al-
ready been discussed in Section 3.3.
6.1.2 Coordinate Rotation Digital Computer
CORDIC is an ecient implementation technique for vector rotation and arctangent
computation and since it can be realized using simple shift and add operations, it is
eective in terms of low hardware complexity [146] - [148]. CORDIC, in general, can be
operated in two modes - rotation and vectoring [148]. In rotation mode, given the angle
of rotation and the initial vector, nal vector is computed and in the vectoring mode,
the angle between the initial vector and the principal coordinate axis is computed. Con-
sidering the rotation in clockwise sense, the basic CORDIC expressions can be expressed













where x0, y0 and xf, yf are the initial and nal components of the vector and the angle
of rotation is . In Rotation mode, angle  is approximated by a sequence of micro-
angles and after a nite number of iterations xf and yf are generated. In vectoring
mode, where angle  is unknown, yf is forced to zero after nite number of iterations.
6.2 Proposed CORDIC based 2D FastICA Algorithm
6.2.1 2D FastICA Iteration Stage

























where p denotes the number of iteration stage, zi;j represents the ith whitened data
containing j number of samples where i = f1;2g and j 2 (1;m) where m denotes the
frame-length, w1;q
(p+1) is the 1st column of the unmixing matrix after pth iteration where
q = f1;2g and w1;q
(p) indicates the normalized value of w1;q
(p) used in pth iteration as
given by (3.10). Without any loss of generality, w1;1
(p) and w1;2
(p) can be considered asChapter 6 FastICA Based on Co-ordinate Rotation 128
the components of a unit norm vector w1
(p). Now transforming from Cartesian to Polar
co-ordinate system, w1




(p)]T = [cosp sinp]T (6.3)
where polar angle p = tan 1(w1;2
(p)=w1;1
(p)) at pth iteration stage. Since the vector
w1
(p) is of unit-norm, the magnitude of the radial vector is one and thus does not appear
in (6.3). From (6.1) it can be written as:
xf = x0 cos + y0 sin (6.4)
Using (6.3) in (6.2) and considering the bracketed portion of (6.2) on which cubing has
to be performed, a similarity can be found with (6.4) where x0 = z1;j, y0 = z2;j and
 = p at the pth FastICA iteration stage.
Instead of using the complete expression shown in (6.1), one concise notation can be
introduced as follows for brevity: xf = Rotx(x0;y0;) and yf = Roty(x0;y0;) where
Rotx=y() denotes the x=y component of the rotation mode CORDIC outputs. Using




















From (6.5) it can be seen that rotation mode CORDIC can be used in the main FastICA
Iterative stage. However explicit information of p is not available and has to be derived
from w1;1
(p) and w1;2
(p) instead. From the line following (6.3) it has already been
seen that p is the arctangent of two components of the vector w1
(p) which is exactly
the same as the CORDIC operating in Vectoring mode as described in Section 6.1.
Again, introducing another concise notation for the sake of simplicity, p can be denoted
as Vec(w1;1
(p);w1;2
(p)) where the x and y-inputs of the vectoring mode CORDIC is
denoted by w1;1
(p) and w1;2

























Thus (6.6) represents the mapping of the conventional 2D FastICA Iterative stage in
terms of the rotation and vectoring mode CORDIC.
6.2.2 2D FastICA Normalization Stage
Since the basic FastICA Iteration is not a norm-preserving operation, normalization of
the newly obtained vector is necessary as pointed out in (3.10). This step can also be
accomplished using the same CORDIC in the following way.Chapter 6 FastICA Based on Co-ordinate Rotation 129
Denoting the normalized components of the vector obtained after pth iteration using
(6.2) by w1;1
(p+1) and w1;2








where i = f1;2g. Using Cartesian to Polar Co-ordinate transformation following (6.3),




(p+1)]T = [cos(p+1) sin(p+1)]T (6.8)
Now, considering x0 = 0 and y0 = 1 in (6.1), it can be found that xf = sin and
yf = cos. Thus a similarity can be established between this (yf;xf) and (6.8) and

















It is to be observed from (6.9) that w1;1
(p+1) and w1;2
(p+1) are the y and x output of
the Rotation mode CORDIC respectively.
6.2.3 2D FastICA Component Estimation Stage
After nite number of FastICA Iterations once the normalized vector converges, using
(3.6), one independent component is estimated. Here it will be shown that unlike the
conventional FastICA algorithm, complete array of multiplication operations can be
removed by reusing CORDIC.
Denoting the converged normalized vector by w1
c = [w1;1
c w1;2
c]T where superx \c"
stands for convergence, denoting the estimated component by ^ s1 = f^ s1;jg where j 2
(1;m) and m is the frame-length and using the same set of arguments used to derive
(6.5) and (6.6), (3.6) can explicitly be written as:







Relinquishing \c" from (6.10), ^ s1;j can be rewritten as:
^ s1;j = Rotx(z1;j;z2;j;Vec(w1;1;w1;2)) (6.11)
where w1;1 and w1;2 are the components of the unnormalized vector obtained after
FastICA iteration prior to convergence checking. However the reason behind such relin-
quishment of \c" from (6.11) is deferred until the next section.Chapter 6 FastICA Based on Co-ordinate Rotation 130
6.3 Proposed Architecture for CORDIC based 2D Fas-
tICA
Fig. 6.1, 6.2 and 6.3 present the architecture of the co-ordinate rotation based 2D
FastICA algorithm proposed in the last Section. Since it has already been mentioned
in the rst section that CORDIC is widely used for EVD which is the fundamental
operation in the preprocessing step of FastICA and since the proposed algorithm in the
last section has already shown how CORDIC can also be used for implementing the main
FastICA step, the controller design of the overall architecture becomes an important task
to ensure proper data enters the CORDIC unit at the right time. As outlined in the last
section, the controller operation can also be divided into three modes of operations -
(i) iteration, (ii) normalization and (iii) estimation. These three modes can be used to
generate select signals for the multiplexers and demultiplexer at the inputs and outputs
of the CORDIC shown in Fig. 6.4.
Figure 6.1: Iteration stage of the proposed CORDIC based 2-D FastICA.
6.3.1 2D Iteration Mode: Unfolded Architecture
When iteration mode is active, the x and y inputs of the Vectoring mode CORDIC
are w1;1
(p) and w1;2
(p) respectively as also shown in (6.6) where p denotes the iteration
number (see Fig. 6.1). The accumulated angle p is obtained at the output of theChapter 6 FastICA Based on Co-ordinate Rotation 131
Vectoring mode CORDIC which can be connected to the -input of the Rotation mode
CORDIC as shown in Fig. 6.4. The x and y inputs of the Rotation mode CORDIC
under this active iteration mode become z1;j and z2;j respectively as also shown in (6.6).
These data can be accessed serially from the respective memories. The x-output of the
Rotation mode CORDIC becomes Rotx(z1;j;z2;j;p). Corresponding y-output is not
used and should be ignored (see Fig. 6.1).
Figure 6.2: Normalization stage of the proposed CORDIC based 2-D FastICA.
6.3.2 2D Normalization Mode: Unfolded Architecture
When normalization mode is active, the unnormalized vector components w1;1
(p) and
w1;2
(p) are to be considered as the x and y inputs of the Vectoring mode CORDIC
respectively as shown in Fig. 6.2. The accumulated angle p is computed and fed to
the input of the Rotation mode CORDIC where 0 and 1 are considered as the inputs
to x and y inputs respectively as shown in (6.9) (see Fig. 6.2). As mentioned in the
line following (6.9) care has to be taken while connecting the outputs of Rotation mode
CORDIC with the next computational block in the normalization mode. The x and y
outputs of the Rotation mode CORDIC become w1;2
(p) and w1;1
(p) respectively (see Fig.
6.2).Chapter 6 FastICA Based on Co-ordinate Rotation 132
Figure 6.3: Estimation stage of the proposed CORDIC based 2-D FastICA.
6.3.3 2D Estimation Mode: Unfolded Architecture
When estimation mode is active, Vectoring mode CORDIC needs not to be used because
the accumulated angle information is already computed during the previous normaliza-
tion step and can be reused as the  input of the Rotation mode CORDIC. This is the
reason why \c" is relinquished from (6.10) to derive (6.11). Similar to iteration mode,
in this estimation mode also z1;j and z2;j are to be considered as the x and y inputs
of the Rotation mode CORDIC and here also the y-output has to be ignored (see Fig.
6.3).
6.3.4 Multiplexed Architecture: CORDIC Reuse for 2D
Since iteration, normalization and estimation - all stages are executed sequentially, same
CORDIC unit can be reused for implementing these stages only at the expense of mul-
tiplexers at the inputs of the rotation and vectoring mode CORDIC. Combining these
three stages as shown in Fig. 6.1, 6.2 and 6.3, it is possible to model the multiplexers
based single CORDIC unit for 2D FastICA implementation as shown in Fig. 6.4. It can
be noted from Fig. 6.4 that one 2 : 1 multiplexer is used at each of the x and y inputs of
the Rotation and Vectoring mode CORDIC. Use of the demultiplexer as shown in Fig.
6.4 may not be mandatory and can be replaced by direct hardware wiring.Chapter 6 FastICA Based on Co-ordinate Rotation 133
Figure 6.4: Architecture of the proposed Co-ordinate Rotation based 2-D FastICA.
6.3.5 Architectural Optimization Possibility
At this point, one question may arise that the proposed algorithm may increase the
latency of computation because the accumulated angle has to be fed to the input of
the Rotation mode CORDIC and it is not available until the Vectoring mode CORDIC
nishes its operation. However, it is important to mention that the explicit information
of the accumulated angle p is not necessary and thus instead of using p, each micro-
rotation sequence can be fed to each unit of Rotation mode CORDIC by using Doubly
Pipelining approach [149]. But further discussion on this approach is deferred until
Section 6.10.
6.3.6 Scope of Dimension Extension
In the rst section it has been mentioned that the main aim is to generalize FastICA
algorithm in nD vector space using co-ordinate rotation based approach and in this
section and in the previous one initial research on 2D FICA along that line is presented.
Since the proposed algorithm in the last section is based on the topological rather thanChapter 6 FastICA Based on Co-ordinate Rotation 134
the algebraical pattern exploitation of the basic FastICA algorithm, it is indeed possible
to extend the 2D concept in nD vector space and in that process increase of the controller
complexity will be inevitable. It is to be noted from Fig. 6.4 that the y-output of the
Vectoring mode CORDIC is 0 (approximately) and x-output provides the magnitude of
the radial vector in 2D x   y plane. This x-output, in case of 3D, can be used as the
x-input of the Vectoring mode CORDIC along with the third component of the vector
of the unmixing matrix as the y-input. In this way, this concept of 2D co-ordinate
rotation based FastICA can be extended from x y plane to x y  z plane and higher
dimensions. Thus nD extension of 2D co-ordinate rotation concept based FastICA will
be formulated in the sections to follow and in Section 6.8 CORDIC based generalized nD
FastICA algorithm will be proposed and in Section 6.9 its corresponding architectures
will be presented.
6.4 Proposed CORDIC based 3D FastICA Algorithm
6.4.1 3D FastICA Iteration Stage
The case under consideration here in this section is 3D FastICA (i.e. n = 3) and using











































where p denotes the number of iteration stage, zi;j represents the ith whitened data
containing j number of samples where i = f1;2;3g and j 2 (1;m) where m denotes
the frame-length, w1;q
(p+1) is the 1st column of the unmixing matrix after pth iteration
where q = f1;2;3g and w1;q
(p) indicates the normalized value of w1;q
(p) used in pth




can be considered as the components of a unit norm vector w1
(p). Now transforming
from Cartesian to Polar co-ordinate system, w1

















where, the spherical angles 1;p and 2;p at pth iteration stage, as shown in Fig. 6.5,
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Figure 6.5: 3D representation of w1
(p) in Spherical Co-ordinate system.
tively. Since the vector w1
(p) is unit norm vector, the magnitude of this vector is one
















E[z1;jfz1;j sin2;p cos1;p + z2;j sin2;p sin1;p + z3;j cos2;pg3]
E[z2;jfz1;j sin2;p cos1;p + z2;j sin2;p sin1;p + z3;j cos2;pg3]

































E[z1;jfz3;j cos2;p + (z1;j cos1;p + z2;j sin1;p)sin2;pg3]
E[z2;jfz3;j cos2;p + (z1;j cos1;p + z2;j sin1;p)sin2;pg3]

















Recalling the notations of \Rot" and \Vec" introduced in the section 6.2, (6.15) can be








































It is to be noted from (6.16) that one new notation \level" (denoted as \l") is introduced
with the Rot notation. It simply indicates number of Rotation required. It can be
observed from (6.16) that the innermost Rot is identied by \level-1" (denoted by l1)
and similarly the next Rot mode is identied by \l2". It is also to be noted from (6.16)
that \Rotl1
x " (i.e. the x-output of level-1 Rotation) is the y-input (i.e. y0 in (6.1)) of
level-2 Rotation \Rotl2".
From (6.16) it can be seen that rotation mode CORDIC can be used in the main Fas-
tICA Iterative stage. However like CORDIC based 2D FastICA, here also explicit angle





From the line following (6.13) it has already been seen that 1;p is the arctangent of the
ratio of the rst two components of the vector w1
(p) which is exactly the same as the
CORDIC operating in Vectoring mode. Thus without any loss of generality, using the







Similarly in the line following (6.13), it has been shown that 2;p can be represented as
the arctangent of the ratio of the third component of w1
(p) and the norm of the vector
dened by the rst two components of w1
(p) on the X   Y co-ordinate plane (see Fig.


































































Thus (6.19) represents the mapping of the conventional 3D FastICA Iterative stage in
terms of the rotation and vectoring mode CORDIC.Chapter 6 FastICA Based on Co-ordinate Rotation 137
6.4.2 3D FastICA Normalization Stage
Since the basic FastICA Iteration, as mentioned in the section 6.2 is not a norm-
preserving operation, normalization of the newly obtained vector is necessary as pointed
out in (3.10). This step can also be accomplished using the same CORDIC in the
following way.












where i = f1;2;3g. Using Cartesian to Polar Co-ordinate transformation following

















Now, considering x0 = 0, y0 = sin2;(p+1) and  = 1;(p+1) in (6.1), it can be found that
xf = sin2;(p+1) sin1;(p+1) and yf = sin2;(p+1) cos1;(p+1). Again, considering x0 = 0,
y0 = 1 and  = 2;(p+1) in (6.1), it can be found that yf = cos2;(p+1). Thus a similarity
can be established between this (yf;xf) and (6.21) and following the \Rot" notation,

























Now, considering x0 = 0, y0 = 1 and  = 2;(p+1) in (6.1), it can be found that xf =






































It is to be noted from (6.23) that the explicit information of 1;(p+1) is unavailable andChapter 6 FastICA Based on Co-ordinate Rotation 138
that is why it was necessary to represent it using (6.17) in (6.22). Following the same
way, representing 2;(p+1) using (6.18), w1;1
(p+1), w1;2
(p+1) and w1;3
(p+1) from (6.23) can


















































Thus (6.24) - (6.26) are the CORDIC based normalized versions of the output vector of
(6.12) of 3D FastICA.
6.4.3 3D FastICA Component Estimation Stage
After nite number of 3D FastICA Iterations once the normalized vector converges,
using (3.6), one independent component is estimated. Here it will be shown that unlike
the conventional FastICA algorithm, complete array of multiplication operations can be
removed by reusing CORDIC.





\c" stands for convergence, denoting the estimated component by ^ s1 = f^ s1;jg where
j 2 (1;m) and m is the frame-length and using the same set of arguments used to derive
(6.16) and (6.19), for 3D FastICA (3.6) can explicitly be written as:
















Relinquishing \c" from (6.27), ^ s1;j can be rewritten as:
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where w1;1, w1;2 and w1;3 are the components of the unnormalized vector obtained after
3D FastICA iteration prior to convergence checking. However the reason behind such
relinquishment of \c" from (6.28) is deferred until the next section.
6.5 Proposed Architecture for CORDIC based 3D Fas-
tICA
Like the 2D architecture as described in Section 6.3, 3D FastICA architecture also has
three fundamental stages - iteration, normalization and estimation. As introduced in
the last section, each of these stages can further be divided into two \levels" for 3D
case. Recalling the denition of \level" from the paragraph following (6.16), it can be
said that from the architectural point of view, it is a concept which essentially means
that 3D CORDIC FastICA needs two rotation and two vectoring modes for each of the
afore-mentioned stages.
6.5.1 3D Iteration Mode: Unfolded Architecture
When level-1 of iteration mode is active, the x and y inputs of the Vectoring mode
CORDIC are w1;1
(p) and w1;2
(p) respectively as shown in (6.17) where p denotes the
iteration number (see Fig. 6.6). The accumulated angle 1;p is obtained at the output
of the Level-1 Vectoring mode CORDIC which can be connected to the -input of the
Level-1 Rotation mode CORDIC as shown in Fig. 6.6. The x and y inputs of the
Rotation mode CORDIC under this active level-1 iteration mode become z1;j and z2;j
respectively as also shown in (6.19). These data can be accessed serially from the
respective memories. Level-1 Rotation mode y-output is not used and should be ignored
(see Fig. 6.6).
When level-2 of iteration mode is active, the x and y inputs of the Vectoring mode
CORDIC are w1;3
(p) and the x-output of the Level-1 Vectoring mode CORDIC re-
spectively as shown in (6.18) where p denotes the iteration number (see Fig. 6.6). The
accumulated angle 2;p is obtained at the output of the Level-2 Vectoring mode CORDIC
which can be connected to the -input of the Level-1 Rotation mode CORDIC as shown
in Fig. 6.6. The x and y inputs of the Rotation mode CORDIC under this active level-2
iteration mode become z3;j and the x-output of the Level-1 Rotation mode CORDIC
respectively as also shown in (6.19) (see Fig. 6.6). Level-2 Rotation mode y-output is
not used and should be ignored.
It can be observed from Fig. 6.6 that Level-1 and Level-2 of Rotation and vectoring
modes are connected in Cascaded Feed Forward fashion.Chapter 6 FastICA Based on Co-ordinate Rotation 140
Figure 6.6: Iteration stage of the proposed Co-ordinate Rotation based 3-D FastICA.
6.5.2 3D Normalization Mode: Unfolded Architecture
When level-1 normalization mode is active, the unnormalized vector components w1;1
(p+1)
and w1;2
(p+1) are to be considered as the x and y inputs of the Level-1 Vectoring mode
CORDIC respectively as shown in (6.23) and in Fig. 6.7. When level-2 normalization
mode is active, the x-output of the Level-1 Vectoring mode CORDIC will be fed to the
y-input of the Level-2 Vectoring mode and w1;3
(p+1) will be considered as its x-input
(please see (6.23) and Fig. 6.7).
Thus for the normalization stage, like the iteration stage, the Vectoring modes are
connected in feed forward fashion for both the levels as shown in Fig. 6.7.Chapter 6 FastICA Based on Co-ordinate Rotation 141
Figure 6.7: Normalization stage of the proposed Co-ordinate Rotation based 3-D
FastICA.
For the Rotation mode, when level-2 normalization mode is active, 0 and 1 are considered
as the inputs of the x and y inputs of the Rotation mode CORDIC respectively as
shown in Fig. 6.7. The accumulated angle out of the Level-2 Vectoring mode 2;(p+1) is
considered as the -input of this Level-2 Rotation mode CORDIC. The y-output of this
Level-2 Rotation mode CORDIC is w1;3
(p+1) as shown in (6.26). The corresponding x-
output of this Rotation is fed back as the y-input of the Level-1 Rotation mode CORDIC
and its x-input is considered as 0. Its -input is 1;p which has already been computed
during Level-1 Vectoring mode computation as described above. The y and x-outputs
of the Level-1 Rotation mode CORDIC is w1;1
(p+1) and w1;2
(p+1) respectively as shown
in Fig. 6.7 and in (6.24)-(6.25).Chapter 6 FastICA Based on Co-ordinate Rotation 142
Thus for the normalization stage, unlike the iteration stage, the Rotation modes are
connected in feed backward fashion for both the levels as shown in Fig. 6.7.
Figure 6.8: Estimation stage of the proposed Co-ordinate Rotation based 3-D Fas-
tICA.
6.5.3 3D Estimation Mode: Unfolded Architecture
When estimation mode is active for both of the levels, Vectoring mode CORDIC needs
not to be used because the accumulated angle information is already computed during
the previous normalization step and can be reused as the  input of the Rotation mode
CORDIC. This is the reason why \c" is relinquished from (6.27) to derive (6.28). Com-
paring Fig. 6.7 and Fig. 6.8, it can be found that the Vectoring mode inputs are sameChapter 6 FastICA Based on Co-ordinate Rotation 143
and superx \p" is removed from Fig. 6.8 intentionally for the sake of clarity.
When level-1 estimation mode is active, similar to iteration mode, in this estimation
mode also z1;j and z2;j are to be considered as the x and y inputs of the Rotation mode
CORDIC and here also the y-output has to be ignored. The -input of this Rotation
mode CORDIC is the angle computed during the Level-1 Vectoring mode computation.
The corresponding x-output of this Level-1 Rotation mode is fed to the y-input of the
Level-2 Rotation mode CORDIC when level-2 estimation mode is active. The x-output
of this Level-2 Rotation mode CORDIC is the estimated output as shown in (6.28) and
in Fig. 6.8.
Thus for the estimation stage, like the iteration stage, the Rotation modes are connected
in feed forward fashion for both the levels as shown in Fig. 6.8.
Figure 6.9: Architecture of the proposed Co-ordinate Rotation based 3-D FastICA.
6.5.4 Multiplexed Architecture: CORDIC Reuse for 3D
As mentioned in section 6.3, since iteration, normalization and estimation stages need
not to be executed concurrently, same CORDIC unit can be reused for implementing
these stages only at the expense of multiplexers at the inputs of the rotation and vector-
ing mode CORDIC. However unlike 2D case, each of these stages within 3D FastICA,
as introduced in the last section, consists of two levels. But again level-1 and level-2
of each of the three stages are not executed at the same time. Thus for each of theseChapter 6 FastICA Based on Co-ordinate Rotation 144
three stages two levels of CORDIC, as shown in Fig. 6.6, 6.7 and 6.8, can be folded
to a single level of CORDIC structure at the expense of multiplexers. This structure
is similar to the 2D architecture discussed in section 6.3 and thus the same procedure
can be adopted here as well to propose the multiplexed architecture for the 3D case.
Combining the modied multiplexed version of the iteration, normalization and estima-
tion stages, it is possible to model the multiplexers based single CORDIC unit for 3D
FastICA implementation as shown in Fig. 6.9. It can be noted from Fig. 6.9 that one
2 : 1 multiplexer is used at each of the x and y inputs of the Rotation and Vectoring
mode CORDIC which is similar to the 2D architecture shown in Fig. 6.4 and the top
level multiplexer array is used because of the internal level folding within each of the
three stages as discussed before. In Fig. 6.9, Rotl
x and V ecl
x denote the output of the
level l irrespective of any stage.
6.6 Proposed CORDIC based 4D FastICA Algorithm
6.6.1 4D FastICA Iteration Stage
The case under consideration here in this section is 4D FastICA (i.e. n = 4) and using






































































where p denotes the number of iteration stage, zi;j represents the ith whitened data
containing j number of samples where i = f1;2;3;4g and j 2 (1;m) where m denotes
the frame-length, w1;q
(p+1) is the 1st column of the unmixing matrix after pth iteration
where q = f1;2;3;4g and w1;q
(p) indicates the normalized value of w1;q
(p) used in pth





(p) can be considered as the components of a unit norm vector w1
(p).























































Now following the procedure used in (6.3) and (6.13), transforming from Cartesian to
Polar co-ordinate system, w1























where, the spherical angles 1;p, 2;p and 3;p at pth iteration stage, following the same















(p))2) respectively. Since the vector
w1
(p) is unit norm vector, the magnitude of this vector is one and thus does not appear
in (6.32). Using (6.32), (6.30) can be modied to:
G = z1;j sin3;p sin2;p cos1;p + z2;j sin3;p sin2;p sin1;p + z3;j sin3;p cos2;p + z4;j cos3;p
= z4;j cos3;p + (z3;j cos2;p + (z1;j cos1;p + z2;j sin1;p)sin2;p)sin3;p)
(6.33)






It is to be noted from (6.34) that the notation \level" introduced in (6.16), is also used
here. Only notable dierence is (6.34) uses one more level than the 3D FastICA Iteration
stage as shown in (6.16). This essentially means 4D FastICA Iteration stage requires
one more Rotation over 3D case.Chapter 6 FastICA Based on Co-ordinate Rotation 146
From (6.35) it can be seen that rotation mode CORDIC can be used in the main 4D
FastICA Iterative stage. However like CORDIC based 2D and 3D FastICA, here also






From the line following (6.32) it has already been seen that 1;p is the arctangent of the
ratio of the rst two components of the vector w1
(p) which is exactly the same as the
CORDIC operating in Vectoring mode. Thus without any loss of generality, using the







Similarly in the line following (6.32), it has been shown that 2;p can be represented as
the arctangent of the ratio of the third component of w1
(p) and the norm of the vector
dened by the rst two components of w1
(p) on the X  Y co-ordinate plane. Therefore










Similarly it has been shown in the line following (6.32) that 3;p can be represented as
the arctangent of the ratio of the fourth component of w1
(p) and the norm of the vector
dened by the rst three components of w1
(p) on the X   Y   Z co-ordinate space.












































Thus (6.38) represents the mapping of the conventional 4D FastICA Iterative stage in
terms of the rotation and vectoring mode CORDIC.
6.6.2 4D FastICA Normalization Stage
Since the basic FastICA Iteration, as mentioned for 2D and 3D cases earlier, is not a
norm-preserving operation, normalization of the newly obtained vector after the iterationChapter 6 FastICA Based on Co-ordinate Rotation 147
stage is necessary as pointed out in (3.10). This step can also be accomplished using
the same CORDIC in the following way.













where i = f1;2;3;4g. Using Cartesian to Polar Co-ordinate transformation following





































Now, considering x0 = 0, y0 = sin3;(p+1) sin2;(p+1) and  = 1;(p+1) in (6.1), it can be
found that xf = sin3;(p+1) sin2;(p+1) sin1;(p+1) and yf = sin3;(p+1) sin2;(p+1) cos1;(p+1).
Then considering x0 = 0, y0 = sin3;(p+1) and  = 2;(p+1) in (6.1), it can be found that
yf = sin3;(p+1) cos2;(p+1). Again, considering x0 = 0, y0 = 1 and  = 3;(p+1) in (6.1),
it can be found that yf = cos3;(p+1). Thus a similarity can be established between this




































Now considering x0 = 0, y0 = sin3;(p+1) and  = 2;(p+1) in (6.1), it can be found
that xf = sin3;(p+1) sin2;(p+1). Using this concept and also using the notation used in
















































Now, considering x0 = 0, y0 = 1 and  = 3;(p+1) in (6.1), it can be found that xf =
sin3;(p+1). Using this concept and also using the notation used in (6.36), w1;1


































































































































































It is to be noted from (6.47) - (6.50) that the explicit information of 1;(p+1), 2;(p+1) and
3;(p+1) are unavailable and that is why it was necessary to use the expressions (6.35) -Chapter 6 FastICA Based on Co-ordinate Rotation 149
(6.37) in above equations.
Thus (6.47) - (6.50) are the CORDIC based normalized versions of the output vector of
(6.29) of 4D FastICA.
6.6.3 4D FastICA Component Estimation Stage
After nite number of 4D FastICA Iterations once the normalized vector converges,
using (3.6), one independent component is estimated. Here it will be shown that unlike
the conventional FastICA algorithm, complete array of multiplication operations can be
removed by reusing CORDIC.
For 4D FastICA Component Estimation stage, denoting the estimated component by
^ s1 = f^ s1;jg where j 2 (1;m) and m is the frame-length, (3.6) can explicitly be written
as:











superx \c" stands for convergence, and using the same set of arguments used to derive
(6.34) and (6.38), for 4D FastICA (6.51) can be rewritten as:





















Relinquishing \c" from (6.52), ^ s1;j can be modied as:












where w1;1, w1;2, w1;3 and w1;4 are the components of the unnormalized vector obtained
after 4D FastICA iteration prior to convergence checking. However the reason behind
such relinquishment of \c" from (6.53) is deferred until the next section.Chapter 6 FastICA Based on Co-ordinate Rotation 150
6.7 Proposed Architecture for CORDIC based 4D Fas-
tICA
Like the 2D and 3D architectures as described in Section 6.3 and 6.5, 4D FastICA
architecture also has three fundamental stages - iteration, normalization and estimation.
As mentioned in Section 6.5, each of these stages can further be divided into number
of \levels" for 4D case. Recalling from the paragraph following (6.34), it can be said
that 4D CORDIC FastICA needs three rotation and three vectoring levels for each of
the afore-mentioned stages. These modes will be discussed below in detail.
6.7.1 4D Iteration Mode: Unfolded Architecture
When level-1 of iteration mode is active, the x and y inputs of the Vectoring mode
CORDIC are w1;1
(p) and w1;2
(p) respectively as shown in (6.35) where p denotes the
iteration number. The accumulated angle 1;p is obtained at the output of the Level-1
Vectoring mode CORDIC which can be connected to the -input of the Level-1 Rotation
mode CORDIC as shown in Fig. 6.10. The x and y inputs of the Rotation mode
CORDIC under this active level-1 iteration mode become z1;j and z2;j respectively as
also shown in (6.34). These data can be accessed serially from the respective memories.
Level-1 Rotation mode y-output is not used and should be ignored.
When level-2 of iteration mode is active, the x and y inputs of the Vectoring mode
CORDIC are w1;3
(p) and the x-output of the Level-1 Vectoring mode CORDIC respec-
tively as shown in (6.36) where p denotes the iteration number. The accumulated angle
2;p is obtained at the output of the Level-2 Vectoring mode CORDIC which can be
connected to the -input of the Level-2 Rotation mode CORDIC as shown in Fig. 6.10.
The x and y inputs of the Rotation mode CORDIC under this active level-2 iteration
mode become z3;j and the x-output of the Level-1 Rotation mode CORDIC respectively
as also shown in (6.34). Level-2 Rotation mode y-output is not used and should be
ignored.
When level-3 of iteration mode is active, the x and y inputs of the Vectoring mode
CORDIC are w1;4
(p) and the x-output of the Level-2 Vectoring mode CORDIC respec-
tively as shown in (6.37) where p denotes the iteration number. The accumulated angle
3;p is obtained at the output of the Level-3 Vectoring mode CORDIC which can be
connected to the -input of the Level-3 Rotation mode CORDIC as shown in Fig. 6.10.
The x and y inputs of the Rotation mode CORDIC under this active level-3 iteration
mode become z4;j and the x-output of the Level-2 Rotation mode CORDIC respectively
as also shown in (6.34). Level-3 Rotation mode y-output is not used and should be
ignored.
It can be observed from Fig. 6.10 that Level-1, Level-2 and Level-3 of Rotation andChapter 6 FastICA Based on Co-ordinate Rotation 151
Figure 6.10: Iteration stage of the proposed Co-ordinate Rotation based 4-D FastICA.Chapter 6 FastICA Based on Co-ordinate Rotation 152
Vectoring modes are connected in Cascaded Feed Forward fashion.
Figure 6.11: Normalization stage of the proposed Co-ordinate Rotation based 4-D
FastICA.
6.7.2 4D Normalization Mode: Unfolded Architecture
When level-1 normalization mode is active, the unnormalized vector components w1;1
(p+1)
and w1;2
(p+1) are to be considered as the x and y inputs of the Level-1 Vectoring modeChapter 6 FastICA Based on Co-ordinate Rotation 153
CORDIC respectively as shown in (6.42)-(6.42) and in Fig. 6.11. When level-2 normal-
ization mode is active, the x-output of the Level-1 Vectoring mode CORDIC will be
fed to the y-input of the Level-2 Vectoring mode and w1;3
(p+1) will be considered as its
x-input (please see (6.42)). Similarly when level-3 normalization mode is active, the x-
output of the Level-2 Vectoring mode CORDIC will be fed to the y-input of the Level-3
Vectoring mode and w1;4
(p+1) will be considered as its x-input (please see (6.42)).
Thus for the normalization stage, like the iteration stage, the Vectoring modes are
connected in feed forward fashion for all the three levels as shown in Fig. 6.11.
For the Rotation mode, when level-3 normalization mode is active, 0 and 1 are consid-
ered as the inputs of the x and y inputs of the Rotation mode CORDIC respectively as
shown in Fig. 6.11. The accumulated angle out of the Level-3 Vectoring mode 3;(p+1) is
considered as the -input of this Level-3 Rotation mode CORDIC. The y-output of this
Level-3 Rotation mode CORDIC is w1;4
(p+1) as shown in (6.50). The corresponding x-
output of this Rotation is fed back as the y-input of the Level-2 Rotation mode CORDIC
and its x-input is considered as 0. Its -input is 2;p which has already been computed
during Level-2 Vectoring mode computation as described above. The y-output of the
Level-2 Rotation mode CORDIC is w1;3
(p+1) as shown in Fig. 6.11 and in (6.49). The
corresponding x-output of this Rotation is fed back as the y-input of the Level-1 Ro-
tation mode CORDIC and its x-input is considered as 0. Its -input is 1;p which has
already been computed during Level-1 Vectoring mode computation as described before.
The y and x-outputs of the Level-1 Rotation mode CORDIC is w1;1
(p+1) and w1;2
(p+1)
respectively as shown in Fig. 6.11 and in (6.47)-(6.48).
Thus for the normalization stage, unlike the iteration stage, the Rotation modes are
connected in feed backward fashion for all three levels as shown in Fig. 6.11.
6.7.3 4D Estimation Mode: Unfolded Architecture
When estimation mode is active for any of the three levels, Vectoring mode CORDIC
needs not to be used because the accumulated angle information is already computed
during the previous normalization step and can be reused as the  input of the Rotation
mode CORDIC. This is the reason why \c" is relinquished from (6.52) to derive (6.53).
Comparing Fig. 6.11 and Fig. 6.12, it can be found that the Vectoring mode inputs are
same and superx \p" is removed from Fig. 6.12 intentionally for the sake of brevity.
When level-1 estimation mode is active, similar to iteration mode, in this estimation
mode also z1;j and z2;j are to be considered as the x and y inputs of the Rotation mode
CORDIC and here also the y-output has to be ignored. The -input of this Rotation
mode CORDIC is the angle computed during the Level-1 Vectoring mode computation.
The corresponding x-output of this Level-1 Rotation mode is fed to the y-input of the
Level-2 Rotation mode CORDIC when level-2 estimation mode is active. The x-outputChapter 6 FastICA Based on Co-ordinate Rotation 154
Figure 6.12: Estimation stage of the proposed Co-ordinate Rotation based 4-D Fas-
tICA.Chapter 6 FastICA Based on Co-ordinate Rotation 155
of this Level-2 Rotation mode CORDIC is the estimated output as shown in (6.53) and
in Fig. 6.12.
Thus for the estimation stage, like the iteration stage, the Rotation modes are connected
in feed forward fashion for both the levels as shown in Fig. 6.12.
Figure 6.13: Architecture of the proposed Co-ordinate Rotation based 4-D FastICA.
6.7.4 Multiplexed Architecture: CORDIC Reuse for 4D
As mentioned in section 6.3, since iteration, normalization and estimation stages need
not to be executed concurrently, same CORDIC unit can be reused for implementing
these stages only at the expense of multiplexers at the inputs of the rotation and vector-
ing mode CORDIC. However unlike 2D case, each of these stages within 4D FastICA,
as mentioned in the last section, consists of three levels. But again level-1, level-2 and
level-3 of each of the three stages are not executed in parallel. Thus for each of these
three stages three levels of CORDIC, as shown in Fig. 6.10, 6.11 and 6.12, can be folded
to a single level of CORDIC structure at the expense of multiplexers. Like 3D case as
mentioned in section 6.5, this structure is also similar to the 2D architecture discussed
in section 6.3 and thus the same procedure can be adopted here as well to propose theChapter 6 FastICA Based on Co-ordinate Rotation 156
multiplexed architecture for the 4D case. Combining the modied multiplexed version
of the iteration, normalization and estimation stages, it is possible to model the mul-
tiplexers based single CORDIC unit for 4D FastICA implementation as shown in Fig.
6.13. It can be noted from Fig. 6.13 that one 2 : 1 multiplexer is used at each of the x
and y inputs of the Rotation and Vectoring mode CORDIC which is similar to the 2D
architecture shown in Fig. 6.4 and the top level multiplexer array is used because of the
internal level folding within each of the three stages as discussed before. In Fig. 6.13,
Rotl
x and V ecl
x denote the output of the level l irrespective of any stage information.
6.8 Proposed CORDIC based Generalized nD FastICA Al-
gorithm
6.8.1 nD FastICA Iteration Stage
To derive generalized algorithm for the CORDIC based nD FastICA Iteration stage, let

























Let us now introduce a new term - R2D





It may be read as \x-output corresponding to the jth input of the Rotation mode 2D
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Now at this juncture it is important to note that the way (6.54) was written as (6.56)






































where, following the similarity as (6.55), a new term - R3D








Subsequently following the similar notations used in (6.57) and (6.58) for 2D case, for

















































Now at this juncture, it is important to note the similarity of involved computations
among dierent dimensions of FastICA Iteration stage. For example, considering (6.55)
and (6.62) for 2D and 3D cases respectively, it is worth noting that (6.62) can be re-
alised using (6.55) recursively. Similarly, comparing (6.62) and (6.66) for 3D and 4D
cases respectively it can be observed that (6.66) can be realized using (6.62) recursively.
Since (6.62) involves recursive usage of (6.55), (6.66) thus can be realized using (6.55)
recursively. Moreover, (6.55) involves only one CORDIC Rotation and one vectoring in
2D plane. So, this essentially mean that if the same procedure is followed, any higher
dimensional FastICA Iteration stage can be realized using the 2D CORDIC Rotation
and vectoring. Thus it is possible to propose a generalized theorem which may provide
the theoretical basis of nD FastICA Iteration stage realization with the recursive use of
its immediate lower dimension and ultimately boils down to the 2D CORDIC Rotation
and Vectoring mode.

























































































(p))) as the basic RotationChapter 6 FastICA Based on Co-ordinate Rotation 159







as the basic Vectoring mode (as obtained from (6.57) and (6.58)) of CORDIC operation,






















Proof: This theorem can easily be proved by method of induction and following the fore-
mentioned logical arguments establishing the relationship between (6.55), (6.56) and
(6.66) for 2D, 3D and 4D cases and extrapolating this concept to the higher dimensions.
Similarly (6.57) and (6.58) for 2D case can be compared with (6.63) and (6.64) for 3D
case and latter can again be compared with (6.67) and (6.68) for 4D case and a similarity
can be found out. Extending this idea to higher dimension using method of induction
the above theorem can be proved. 
6.8.2 nD FastICA Normalization Stage
Recalling (6.9) of normalization mode for 2D FastICA and using the notations introduced










It is to be noted here that the superx \p" is removed for the sake of simplicity. Following










Now considering the 3D FastICA case, using the expressions given in (6.24) - (6.26)
and using the notations in (6.64), the  output of the Vectoring mode CORDIC for 3DChapter 6 FastICA Based on Co-ordinate Rotation 160















Similarly, using (6.24) - (6.26) and (6.63) the x-output of the Vectoring mode CORDIC




It is important to note that for 3D case (6.75) and (6.76) are expressed in terms of 2D
case as given in (6.73) and (6.74) in recursive way. Similarly for 4D case, using (6.47) -


















Similarly using (6.47) - (6.50) and using (6.68), the x-output of the Vectoring mode

















x ) = Vecx(w1;n;V(n 1)D
x ) (6.80)
Proof: It has been shown before that for 4D case (6.77) and (6.78) can be expressed in
terms of (6.76) which belongs to 3D. Similarly it has also been shown that for 3D case
(6.75) and (6.76) can be expressed in terms of 2D case as shown in (6.74). Thus following
the same way using the method of induction, it can be proved that the vectoring modeChapter 6 FastICA Based on Co-ordinate Rotation 161
output of nD case can be expressed in a recursive way in terms of the (n   1)D which
proves the lemma. 
For the normalization stage of 2D FastICA i.e. when n = 2, removing (p + 1)-term for








w1;2 = Rotx(0;1;Vec(w1;1;w1;2)) = R2D
x (6.82)
Now, recalling the normalization stage of 3D FastICA (i.e. when n = 3), removing the
(p+1)-terms and the level information for the sake of simplicity and using (6.73), (6.26)























The following point to be noted here - although the notations used to express w1;1 and
w1;2 for both 2D and 3D cases are same (as shown in (6.81), (6.82), (6.84) and (6.85)
respectively), the y-inputs of the Rotation mode CORDIC are dierent. For 2D case, 1Chapter 6 FastICA Based on Co-ordinate Rotation 162
is fed as the y-input whereas for 3D case, the x-input of the next level Rotation mode
CORDIC is fed back as the present Rotation mode y-input. This is clear from Fig. 6.2
and Fig. 6.7 as well.
Similarly for 4D FastICA Normalization stage, removing the (p+1) terms and the \level"




















following the same notation convention used in (6.86).
Following the same concept and notations described above, (6.47) and (6.48) for 4D



















From (6.88) and (6.89) it is to be noted that the x-output of the Rotation mode for the
3D case is fed backward as the y-input of the Rotation mode again.
Based on the above discussion on the CORDIC based 2D, 3D and 4D FastICA nor-
malization cases and their relationship, the following generalized recursive algorithm for
CORDIC based nD FastICA normalization stage can be proposed:
Theorem 2: CORDIC based Recursive Formulation of the Normalization Stage














(c). When n  4,


























Proof. (a) Proof follows straightway from the same procedure used to derive (6.81) and
(6.82) using Lemma-1.
(b) The procedure discussed above to derive (6.84), (6.85) and (6.83) can be used along
with Lemma-1 to prove (6.92), (6.93) and (6.94) respectively.
(c) For 4D case i.e. when n = 4, it was already shown in (6.86) that the 4th (i.e. nth)
component can be obtained as the y-output of the Rotation mode CORDIC when 0 and
1 are fed respectively to the x and y inputs of this mode. The x-output of this Rotation
mode is fed back as the y-input of this mode to obtain the 3rd (i.e. (n 1)th) component
as shown in (6.87). Following the same analytical treatment adopted to derive (6.86)
and (6.87) for 4D case, can be extended in higher dimensions where n > 4. For example
for 5D case, the 5th component would be the y-output of the Rotation mode CORDIC
and the x-output would be fed back to this mode as the y-input to compute the 4th
component. This will appear again as the y-output of the Rotation mode and in similar
way the 3rd component can be computed by feeding back the x-output of the rotation
mode. Thus part (i) of the above theorem can be proved.
Again referring back to the 4D normalization case, it can be observed from (6.88) and
(6.89) that the 1st and the 2nd components are always the y and x outputs of the
same rotation mode whose x-input is 0 and y-input is the x-output of the rotation
mode CORDIC used for the 3rd component computation. Following the same analytical
treatment adopted to derive (6.88) and (6.89), rst and second components for any
higher dimensional (i.e. n > 4) FastICA normalized vector can be derived. This proves
part (ii) of the above theorem. Chapter 6 FastICA Based on Co-ordinate Rotation 165
6.8.3 nD FastICA Component Estimation Stage
Theorem 3. CORDIC based Recursive Formulation of the Estimation Stage
of nD FastICA Algorithm:
^ s1;j = RnD
x;j (6.99)
where, considering R2D
x;j = Rotx(z1;j;z2;j;Vec(w1;1;w1;2)) as the basic Rotation mode
and V2D
 = Vec(w1;1;w1;2);V2D
x = Vecx(w1;1;w1;2) as the basic Vectoring mode of
CORDIC operation, for n  3, Estimation stage of the nD FastICA algorithm can be















Proof: The notations adopted to prove Theorem-1 will also be used here to prove the
above theorem. Considering (6.11) for 2D Estimation stage and comparing with (6.28)
for 3D Estimation stage, it can be observed that 3D Estimation needs one more Rotation
over the 2D Estimation. In the similar way, comparing (6.28) with (6.53) for 4D Esti-
mation stage, it can be seen that the 4D stage needs one more Rotation mode over the
3D stage. Continuing this way for higher dimensions where n > 4, it can also be shown
that nD Estimation stage needs one more Rotation mode over the (n 1)D Estimation
stage. Thus the estimated component for the nD FastICA stage can be represented in
recursive fashion as one extra rotation over the previous (n   1)D FastICA estimation
stage considering 2D stage as the fundamental unit. This proves the above theorem. 
Figure 6.14: Multiplexer array used in front of the 2-D FastICA.Chapter 6 FastICA Based on Co-ordinate Rotation 166
6.9 Generalized Architecture for the Proposed CORDIC
based nD FastICA
This section discusses the architectural details of the proposed CORDIC based gen-
eralized nD FastICA algorithm described in the last section. From the discussion of
CORDIC based 2D FastICA architecture in Section 6.3, it has been seen that one Ro-
tation mode CORDIC and one Vectoring mode CORDIC was necessary for each of the
three stages - iteration, normalization and estimation. No concept of level was intro-
duced at that point until we described CORDIC based 3D FastICA algorithm in Section
6.4 where it has been shown that each of these three stages need two levels. Correspond-
ing architecture of this 3D algorithm described in Section 6.5 has depicted this concept
clearly. Following the same fashion, it has been described the respective architecture of
the proposed CORDIC based 4D FastICA algorithm in Section 6.7 where it has been
shown that each of the three stages - iteration, normalization and estimation, needs
three levels of CORDIC (including Rotation and Vectoring mode). Proceeding in the
same way and as discussed in the last Section, without any loss of generality it can
be said that each of the three FastICA stages needs (n   1) levels for its architectural
implementation.
At this point it can be argued that with the increase of the dimension n, number of
levels increases and this may be disadvantageous from the point of view of architectural
performance. But, thanks to the inherent property of the FastICA deationary method,
none of the three stages - iteration, normalization and Estimation,needs to be executed
concurrently. This leaves us with an option of reuse of one rotation and one vectoring
mode CORDIC time and again to accomplish the desired operation only at the expense
of simple multiplexer arrays. The following paragraphs deal with the formulation of such
multiplexer arrays used for the proposed CORDIC based nD FastICA architecture.
6.9.1 Multiplexer arrays for CORDIC Reuse
Recalling the multiplexed architecture of the proposed 2D algorithm shown in Fig. 6.4
in Section 6.3, it can be seen that each data input to the Rotation and Vectoring mode
CORDIC is associated with one (2 : 1) multiplexer at their very beginning. This is
shown in Fig. 6.14. Since the concept of level was introduced from 3D onwards, their
multiplexed architectures also got two arrays of multiplexers as shown in multiplexed
architectures of 3D and 4D in Fig. 6.9 and 6.13 respectively. These multiplexer arrays
are shown in Fig. 6.15 and 6.16 respectively for 3D and 4D cases.
Comparing Fig. 6.14, 6.15 and 6.16, it can be observed that the multiplexer arrays
used for 2D architecture are also used in 3D and 4D (as shown within \array-1" in
Fig. 6.15 and 6.16). Moreover, due to the inclusion of the level information, 3D andChapter 6 FastICA Based on Co-ordinate Rotation 167
Figure 6.15: Multiplexer arrays used in front of the 3-D FastICA.
Figure 6.16: Multiplexer arrays used in front of the 4-D FastICA.Chapter 6 FastICA Based on Co-ordinate Rotation 168
4D architectures need another array of multiplexers, shown as \array-2" in Fig. 6.15
and 6.16. However the notable dierence between the \array-2" in Fig. 6.15 and 6.16 is
the type of multiplexer used. For 3D case, as shown in Fig. 6.15, \array-2" comprises
of three (2 : 1) multiplexers at the Rotation side and three (2 : 1) multiplexers at the
vectoring side. Similarly, from Fig. 6.16, it can be observed that \array-2" comprises
of three (3 : 1) multiplexers at the Vectoring side and two (3 : 1) and one (2 : 1)
multiplexer at the rotation side. Following this trend, if multiplexed architecture is to
be designed for 5D case, then without any loss of generality, it can be inferred that
\array-1" will have same structure as shown in Fig. 6.14 and \array-2" will comprise of
three (4 : 1) multiplexers at its Vectoring side and two (4 : 1) and one (2 : 1) multiplexer
at its rotation side. Therefore using the method of induction and exploiting this above
mentioned similarity, the following can be inferred about the multiplexer arrays of the
proposed CORDIC based generalized nD FastICA architecture:
Multiplexer Array-1: It comprises of two (2 : 1) multiplexers at the Rotation Side and
two (2 : 1) multiplexers at the Vectoring side. This multiplexer array is the same as that
used for 2D case shown in Fig. 6.14.
Multiplexer Array-2: It comprises of three ((n   1) : 1) multiplexers at the Vectoring
side and two ((n 1) : 1) multiplexers and one (2 : 1) multiplexer at the Rotation Side.
This multiplexer arrays for nD case are shown in Fig. 6.17.
Figure 6.17: Multiplexer arrays used in front of the n-D FastICA.Chapter 6 FastICA Based on Co-ordinate Rotation 169
Figure 6.18: Architecture of the proposed Co-ordinate Rotation based n-D FastICA.
6.9.2 CORDIC based Multiplexed nD Architecture
Fig. 6.18 presents the generalized architecture for the proposed CORDIC based nD
FastICA algorithm and shows the multiplexer arrays used for CORDIC reuse as discussed
in the last subsection. In case of 2D architecture, comparing Fig. 6.18 with Fig. 6.4, it
can be observed that multiplexer \array-2" will not exist in this generalized architecture.
However, for higher dimensions where n  3, putting n = 3;4;:: in Fig. 6.18, any
dimensional FastICA architecture can be realised. For example, considering n = 3 in
Fig. 6.18 and comparing with the 3D architecture shown in Fig. 6.9 in section 6.5, or
considering n = 4 in Fig. 6.18 and comparing with the 4D architecture shown in Fig.
6.13 in Section 6.7, the above statement can be veried.
Thus, as claimed at the beginning of this chapter that the algorithm and architecture
to be proposed here can be extended in any dimension, is veried. This provides the
designer with the exibility of using one Rotation mode CORDIC and one Vectoring
mode CORDIC for both FastICA Preprocessing as well as the main Iteration stage inChapter 6 FastICA Based on Co-ordinate Rotation 170
generic way.
6.10 Doubly Pipelining for the Proposed CORDIC based
nD FastICA Architecture
Figure 6.19: Doubly Pipelining of the proposed CORDIC based 2-D FastICA archi-
tecture.
All architectures discussed so far has one thing in common - the explicit angle informa-
tion obtained at the primary output of Vectoring mode CORDIC is connected to the
 input of the Rotation mode CORDIC. While describing CORDIC based 2D FastICA
in Section 6.3, it has been mentioned that the possibility of further architectural op-
timization by removing the necessity of explicit angle computation in vectoring mode
CORDIC. The method used to accomplish this is known as \Doubly Pipelining" [149].
Although this term has been mentioned in Section 6.3, this method will be discussed in
detail here in the following paragraphs.
It has already been discussed in Section 6.1 that in the Vectoring mode CORDIC, y-
output is made zero after nite number of iterations. The rotation of the initial input
vector in each such iteration stage is known as \micro-rotation". Each micro-rotation
outputs the modied x and y value of the initial vector as well as the rotation direction
known as \micro angle". Let us denote it by i where i = 0;1;2;3;::;k and (k + 1)
is the total number of iterations. Depending upon the rotation direction i.e. whether
clockwise or anticlockwise, i considered to be +1 or  1. After (k + 1)-number of
iterations, each of these micro-angles are are weighed by 2 i and the weighted resultsChapter 6 FastICA Based on Co-ordinate Rotation 171
are summed to produce the accumulated angle . When this  value is fed to the
Rotation mode CORDIC, again this is divided into sequence of micro-angles after nite
number of iterations. These micro-angles are the same as those ones found in the
Vectoring mode. Due to this fact and since Vectoring and Rotation mode CORDIC are
used together, explicit  information becomes redundant and micro angles generated
from the vectoring mode can be used straightway in the Rotation mode instead. Fig.
6.19 shows this operation for the proposed CORDIC based 2D FastICA architecture.
Comparing 6.4 described in Section 6.3 with Fig. 6.19, it can be observed that here
micro-angles (i, i = 0;1;:::;k) are connected to the respective micro rotation stages of
the Rotation mode CORDIC which not only eliminates the necessity of  computation
but also improves the overall operational speed.
Figure 6.20: Doubly Pipelining of the proposed CORDIC based 3-D FastICA archi-
tecture.
Since the aim here is to investigate how the same idea of 2D can be extended into
nD, it is important to explore further this doubly pipelining issue in higher dimension.
From Fig. 6.19 it has been seen that each micro-angle can be connected straight to
the micro-angle input to the respective Rotation mode CORDIC. However, for n  3,
since the concept level comes in, the micro-angle connection from the Vectoring mode
to the Rotation mode CORDIC may not be as straight forward as shown in Fig. 6.19.
Considering rst 3D architecture as discussed in Section 6.5, each of the three stages -
iteration, normalization and estimation, has two levels and each level has dierent set
of micro-angles generated from the Vectoring mode CORDIC. Since the same VectoringChapter 6 FastICA Based on Co-ordinate Rotation 172
and Rotation mode CORDIC is reused time and again, it is essential to use one (1 : 2)
de-multiplexer at the output of each micro-angle in the Vectoring mode CORDIC and
one (2 : 1) multiplexer at the input of each micro angle in the rotation mode CORDIC.
This scenario is depicted in Fig. 6.20.
Figure 6.21: Doubly Pipelining of the proposed CORDIC based 4-D FastICA archi-
tecture.
The same procedure can be adopted to describe the use of doubly pipelining method
in case of 4D architecture. Since the proposed CORDIC based 4D FastICA consists
of three levels (described in Section 6.6), each micro-angle output from the Vectoring
mode CORDIC goes to one (1 : 3) de-multiplexer and each micro-angle input of the
Rotation mode CORDIC has one (3 : 1) multiplexer at its beginning. Fig. 6.21 depicts
this CORDIC based 4D FastICA architecture employing doubly pipelining method.
The above mentioned procedure can be followed to propose the CORDIC based general-
ized nD FastICA architecture employing doubly pipelining method. In the last section
it was mentioned that the proposed CORDIC based nD FastICA algorithm comprises
of (n   1) levels. Therefore, if the same set of rotation and Vectoring mode CORDIC
is to be used time and again, using the above arguments, each micro-angle from the
Vectoring mode CORDIC should be connected to one ((n   1) : 1) de-multiplexer and
each micro-angle input to the Rotation mode CORDIC should have one ((n   1) : 1)Chapter 6 FastICA Based on Co-ordinate Rotation 173
Figure 6.22: Doubly Pipelining of the proposed CORDIC based n-D FastICA archi-
tecture.
multiplexer at its very beginning. Fig. 6.22 shows this architecture for nD case where
three dierent stages - iteration, normalization and estimation can be used to for the
multiplexer's and de-multiplexer's select signals generation.
Now replacing the conventional Rotation and Vectoring mode CORDIC architecture
from Fig. 6.18 by the doubly pipelining architecture shown in Fig. 6.22, CORDIC based
generalized nD FastICA architecture proposed in Section 6.9 can further be modied
as shown in Fig. 6.23. The multiplexer arrays discussed in the last section will remain
same at the beginning of the data inputs of the Rotation as well as the Vectoring mode
CORDIC. Only the doubly pipelining for nD CORDIC shown in Fig. 6.22 is used in
Fig. 6.23 to enhance the architectural performance in terms of better operational speed.
6.11 Some Necessary Considerations for CORDIC based
FastICA Implementation
From the discussion of the proposed architectures so far in this chapter it is well under-
stood at this point that the Vectoring mode CORDIC is used rst to compute the angle
between the initial vector and the principal axis and then the rotation mode CORDICChapter 6 FastICA Based on Co-ordinate Rotation 174
Figure 6.23: Overall architecture of the proposed CORDIC based n-D FastICA
algorithm.
uses this angle information to rotate the random incoming vectors. In the last section
it has been observed that explicit angle information from the vectoring mode CORDIC
is not necessary for this purpose which allows us to speed up the operation quite sig-
nicantly. The method discussed in the last section is commonly known as doubly
pipelining. Denoting the clockwise micro rotation of the input vector to the Vectoring
mode CORDIC by \0" and anti-clockwise micro rotation by \1" and using the doubly
pipelining approach, the rotation mode CORDIC starts its computation based on this
0 and 1 angular information fed from the respective blocks of the vectoring mode and
thereby improving the latency of the system signicantly. However, from the system de-
signer point of view, before starting the implementation of the proposed CORDIC basedChapter 6 FastICA Based on Co-ordinate Rotation 175
nD FastICA algorithm based on the proposed architecture, it is necessary to consider
some of the important issues as will be discussed shortly here in this section.
From (6.1) it has been seen that the input vector to the CORDIC vectoring mode is
denoted by [x0 y0] and then it was to be rotated by the acute angle  so that it overlaps
with the positive principal axis x. The formula shown in (6.1) is the basic one and
only valid for the rst quadrant in the 2D co-ordinate plane in its present form. But to
be realistic, the input vector may lie in either of the four quadrants and is completely
random. Therefore it is important to nd out a scheme which maps any vector lying in
any quadrant into the rst quadrant and thereby necessitating the modication of the
basic CORDIC equation given in (6.1).
Considering the data-bus width of the digital hardware used for the implementation of
the proposed architecture is b-bits, the quadrant where the input vector is lying can
easily be found in the following way. As for example, if any vector is lying in the second
quadrant, the x0 value will be negative and y0 will be positive. From the point of view
of digital system designer, the negative and positive signs of any data are hold within
its \sign" bit of its overall representation. This essentially means that if the \sign" bits
of the input vector is checked, its respective quadrant can easily be traced. So just by
checking the sign bits of the x and y components of the incoming vector, the initial
quadrant can be found out. Table 6.1 provides such quadrant determination approach
explicitly. It is to be noted from the Table 6.1 that a two-bit variable \quad" is used to
hold the quadrant information.
Table 6.1: Quadrant information generation based on the sign-bit (bth bit of the b-bit
data-bus) of the Input Vector to the Vectoring mode CORDIC
Quadrant x0(b) y0(b) quad
1st 0 0 00
2nd 1 0 10
3rd 1 1 11
4th 0 1 01
Thus once the quadrant information is computed and stored in \quad", only the absolute
value of the input vector to the vectoring mode CORDIC is considered for further
computation within this vectoring mode. This means the orientation of the vector has
been changed from any quadrant to the rst quadrant and thus the angle between
the positive x-axis and this vector is less than =2. This will denitely bring in some
modications of the basic CORDIC rotation formulation which will be derived soon.
But before proceeding further to the formulation of the quadrant mapping scheme it
is important to do the following. Since (6.1) is the basic CORDIC rotation/vectoring
formula in the clockwise sense, let us see what happens if the rotation of the incoming
vector is in the anti-clockwise direction. Hence using  =   in (6.1), the following





















Comparing (6.1) and (6.103), it can be seen that only the sign corresponding to the sine
term changes and rest remains the same.
Now considering the input vector to the vectoring mode CORDIC is lying within the
second quadrant and it has to be rotated by an obtuse angle  to ensure it overlaps
with the positive x-axis, exploiting the circular symmetry of the 2D co-ordinate plane,
obtuse angle  can be represented in terms of the acute angle  as follows:  = (  ).
This signies that the incoming vector to the rotation mode CORDIC [x0;rot y0;rot] are
















cos(   ) sin(   )














It can be noted from (6.104) that if the input vector to the Vectoring mode CORDIC lies
within the second quadrant, then the incoming vector to the rotation mode CORDIC
has to be complemented. Moreover it is important to note that although we started
deriving the above expression from the basic clockwise rotation (as given in (6.1)), we
ended up having rotation in anti-clockwise sense as shown in (6.103). This essentially
means if the incoming vector to the vectoring mode CORDIC lies within the second
quadrant which is already obtained using Table 6.1 and represented by \quad = 10",
then to ensure all rotations are taking place within the rst quadrant by an acute angle
, the micro rotation \0" signies anti-clockwise direction and \1" signies clockwise
direction. This is shown in Table 6.2.
Similarly, if the input vector to the Vectoring mode CORDIC lies within the third
quadrant, which is denoted by \quad = 11" in Table 6.1, then the rotation angle  can
be represented in terms of an acute angle  as :  = ( + ). Using this expression in
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From (6.105), it can be noted that although the incoming vectors to the Rotation mode
CORDIC need to be complemented, still \0" signies clockwise rotation and \1" signies
anti-clockwise rotation. It is also shown in Table 6.2.
Similarly, if the input vector to the Vectoring mode CORDIC lies within the fourth
quadrant, which is denoted by \quad = 01" in Table 6.1, then the rotation angle  can
be represented in terms of an acute angle  as :  = (2   ). Using this expression in
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From (6.106), it can be noted that the incoming vectors to the Rotation mode CORDIC
need not to be complemented in this case, however \0" signies anti-clockwise rotation
and \1" signies clockwise rotation. It is also shown in Table 6.2.
Table 6.2: Relationship between Quadrant, Micro Rotations, Rotation Directions and
Rotation mode CORDIC Inputs
Quadrant Micro Rot Rot Directions Rot Inputs (x0;rot, y0;rot)
1st i = 0 clockwise x0;rot, y0;rot
(quad = 00) i = 1 anti-clockwise x0;rot, y0;rot
2nd i = 0 anti-clockwise  x0;rot,  y0;rot
(quad = 10) i = 1 clockwise  x0;rot,  y0;rot
3rd i = 0 clockwise  x0;rot,  y0;rot
(quad = 11) i = 1 anti-clockwise  x0;rot,  y0;rot
4th i = 0 anti-clockwise x0;rot, y0;rot
(quad = 01) i = 1 clockwise x0;rot, y0;rot
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implementation-specic issue is the numerical accuracy of CORDIC. It is a well re-
searched topic and was rst discussed in [147]. However the thorough analysis of the
round-o error of CORDIC was done in [150] and followed by [151]. Both of these pa-
pers considered nite-precision arithmetic of the machine and also the nite number of
CORDIC iterations and provided a detailed discussion of CORDIC's numerical accu-
racy in terms of the worst-case error bound. In the very next year, [152] brought in
another practical assumption within the numerical accuracy models discussed in [150]
and [151] which states the accumulated round-o error may also change the direction of
the micro-rotation (denoted by i in Table 6.2) and this may be considered as another
source of round-o error of CORDIC. [153] considered the possibility of the input data
of CORDIC may have been generated from other processes and thus may already be
corrupted. Thus [153] assumed the round-o error within the input data of CORDIC
itself and discussed in detail the numerical accuracy of CORDIC. However, from the im-
plementation perspective, the approach proposed in [151] can be followed which states
that if n-bit precision is wanted, a CORDIC unit with (n + log2(n) + 2)-bits and n
iterations is sucient. This concept can be utilized during the implementation of the
proposed CORDIC based nD FastICA algorithm as well.
6.12 Hardware Complexity Analysis
In this section analyzes the performance of the proposed algorithm in terms of the
hardware complexity. Since it has already been mentioned in the rst section that
the rst reported FastICA implementation [76] was direct one-to-one mapping of the
algorithm into architecture and recently reported architecture in [122] has shown better
performance in terms of less hardware complexity over [76], [122] will be considered as
the basis of comparison in the present context. However, it is important to note that
although a hardware reduction methodology was proposed in [122], main thrust has been
given on the preprocessing unit and no consideration was given on the main FastICA
unit. Since from Section 6.2 to Section 6.10 it has been shown that how the same
CORDIC which can be used for the preprocessing unit, can also be reused for FastICA
Iteration, Normalization and output estimation phases for dierent dimensions, it is
bound to reduce the area overhead by removing signicant amount of computational
blocks from the design as reported by the existing architectures. Detailed analysis is as
follows.
6.12.1 Important Assumptions
Throughout the analysis we keep a generalized view of frame-length m and word-length
b. Since FastICA is an iterative procedure, we consider only one single iteration because
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Now considering the same assumption used in [122]- no resource sharing or parallel
computing capability in one iteration, each arithmetic operation can be translated in
terms of one arithmetic unit.
To provide a comparison on a uniform platform we consider only Ripple Carry Adder
(RCA), Conventional Array Multiplier (CAM), Non-restoring Iterative Cellular Square
Rooter (SQRT) and Non-restoring Array Divider (NAD) as the means of implementing
the arithmetic operations. Considering a b-bit RCA requires b Full Adders (FA) (in a
simplied view) [122], b  b CAM requires b(b   2) FA plus b Half Adders (HA) and b2
AND gates [122]. Similarly one bb NAD consists of 0:5b(3b 1) FA and 0:5b(3b 1)
XOR gates [122] and one b-bit SQRT needs 0:125  (b + 6)b FA and XOR gates [138].
In addition, considering one FA cell requires 24 transistors, one HA cell and one two
input XOR gates consists of 12 transistors and a two input AND gates consists of 6
transistors [122], we can calculate TCA = 24b, TCM = 6b(5b   6), TCD = 18b(3b   1)
and TCSQ = 18(b=2+1)(b=2+3), where TC are the transistor counts for RCA, CAM,
NAD and SQRT respectively. One basic single bit 2 : 1 Transmission Gate Multiplexer
comprises of 4 transistors and thus b-bit 2 : 1 multiplexer array has got TC2:1
mux = 4b
[154]. Any larger multiplexer can be realised using cascaded 2 : 1 multiplexer [154] and
thus total transistor count of n : 1 multiplexer (TCn:1
mux) can be expressed in terms of
TC2:1
mux as: TCn:1
mux = (n   1)  TC2:1
mux. All these results will be used in the following
subsections for derivation of overall hardware complexity reduction achieved by the
proposed CORDIC based nD FastICA architecture.
6.12.2 Performance Analysis for 2D
Considering the 2D FastICA case rst, in Iteration phase, comparing (6.2) with (6.5),
it can be found that 2 multiplications and 1 addition operation is saved per sample per
frame in each iteration. Therefore, for the whole frame m, total saving is - 2m multipli-
cations and m additions. In Normalization phase, comparing (6.7) and (6.9), it can be
observed that 2 multiplications, 1 addition, 1 square-rooting and 2 divisions operations
are saved per iteration. In the output estimation phase, similar to the iteration step, 2m
number of multiplications and m number of addition operations are saved. Considering
all these operations in account, it can be found that overall saving per iteration is -
(4m + 2) multiplications, (2m + 1) additions, 1 square-rooting and 2 divisions.
Using all these values of TC in the arithmetic operations savings as derived in the last
paragraph, overall Transistor Saving (TS) can be computed as:
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6.12.3 Multiplexer Penalty for 2D Architecture
The hardware saving obtained for CORDIC based 2D FastICA at (6.107), is mitigated
somewhat by the insertion of the multiplexer arrays as shown in Fig. 6.14. There-
fore, using Fig. (6.14) and subsection 6.12.1, overall penalty for CORDIC based 2D
architecture (P2D) can be given as:
P2D = 4  TC2:1
mux (6.108)
Since it has already been shown in Fig. 6.19 and discussed in 6.10, doubly pipelining
approach does not include any multiplexer overhead within the architecture for storing
micro-angle information, (6.108) does not contain this. However, as will be seen in the
following subsections, any higher-dimensional CORDIC based FastICA will have this
penalty as well.
6.12.4 Eective Hardware Saving for 2D
Figure 6.24: Variation of Transistor Saving Per Word-length (TSPW) of the proposed
algorithm for 2D with Word-length and frame-length.
E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there is any, can be given by:
ES2D = TS2D   P2D (6.109)
where TS2D and P2D are obtained from (6.107) and (6.108) respectively. Using (6.12.1)
in (6.109), ES2D can be represented in terms of total number of transistors saved.
Then eective TS obtained above for 2D case can be normalized with respect to b and
a metric - Transistor Saving Per Word-length (TSPW) can be formulated using the
approach presented in [86].
Being the function of m and b, Fig. 6.24 shows the variation of TSPW for the Proposed
2D Architecture over [76] and [122] with respect to these parameters considering 64 
m  4096 and 4  b  32. It can be observed from Fig. 6.24 that TSPW for the
Proposed Algorithm is signicantly higher than that presented in [122] for higher m and
b.
6.12.5 Performance Analysis for 3D
Now considering the 3D FastICA case, in Iteration phase, comparing (6.12) with (6.19),
it can be found that 3 multiplications and 2 addition operation is saved per sample
per frame in each iteration. Therefore, for the whole frame m, total saving is - 3m
multiplications and 2m additions. In Normalization phase, comparing (6.20) and (6.24)-
(6.26), it can be observed that 3 multiplications, 2 addition, 1 square-rooting and 3
divisions operations are saved per iteration. In the output estimation phase, similar to
the iteration step, 3m number of multiplications and 2m number of addition operations
are saved. Considering all these operations in account, it can be found that overall
saving per iteration is - (6m + 3) multiplications, (4m + 2) additions, 1 square-rooting
and 3 divisions.
Following the aforementioned approach to derive (6.107), TS for 3D case can be given
as follows:
TS3D = (6m + 3)TCM + 2(2m + 1)TCA + TCSQ + 3TCD (6.110)
6.12.6 Multiplexer Penalty for 3D Architecture
The hardware saving obtained for CORDIC based 3D FastICA at (6.110), is reduced
somewhat by the insertion of the multiplexer arrays as shown in Fig. 6.15 and (6.20).
Therefore, using Fig. (6.15) and 6.20 and subsection 6.12.1, overall penalty for CORDICChapter 6 FastICA Based on Co-ordinate Rotation 182
based 3D architecture (P3D) can be given as:
P3D = 4  TC2:1
mux + 6  TC2:1
mux + 2  (k + 1)  TC2:1
mux
= (10 + 2  (k + 1))  TC2:1
mux
(6.111)
where, (k +1) denotes total number of CORDIC micro-rotations as shown in Fig. 6.20.
In (6.111), we have assumed TC of a multiplexer is same as that of a demultiplexer for
brevity.
Comparing (6.111) and (6.108), it can be observed that P3D has the extra overhead
of 6  TC2:1
mux due to Multiplexer Array-2 (as discussed in Section 6.9) and overhead of
2  (k + 1)  TC2:1
mux because of the doubly pipelining approach (as described in Section
6.10) over the penalty P2D for the proposed 2D architecture.
6.12.7 Eective Hardware Saving for 3D
Figure 6.25: Variation of Transistor Saving Per Word-length (TSPW) of the proposed
algorithm for 3D with Word-length and frame-length.
Following the same procedure adopted for the proposed 2D architecture above, eective
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any, can be given by:
ES3D = TS3D   P3D (6.112)
where TS3D and P3D are obtained from (6.110) and (6.111) respectively. Using (6.12.1)
in (6.112), ES3D can be represented in terms of total number of transistors saved.
Then eective TS obtained above for 3D case can be normalized with respect to b and
a metric - Transistor Saving Per Word-length (TSPW) can be formulated using the
approach presented in [86].
Being the function of m and b, Fig. 6.25 shows the variation of TSPW for the Proposed
3D Architecture over the conventional 3D FastICA architecture (direct mapping of
3D FastICA algorithm into architecture) with respect to these parameters considering
64  m  4096 and 4  b  32. It can be observed from Fig. 6.25 that TSPW
for the Proposed Algorithm is signicantly higher than the corresponding conventional
architecture for higher m and b.
6.12.8 Performance Analysis for 4D
Now considering the 4D FastICA case, in Iteration phase, comparing (6.30) with (6.38),
it can be found that 4 multiplications and 3 addition operation is saved per sample
per frame in each iteration. Therefore, for the whole frame m, total saving is - 4m
multiplications and 3m additions. In Normalization phase, comparing (6.39) and (6.47)-
(6.50), it can be observed that 4 multiplications, 3 addition, 1 square-rooting and 4
divisions operations are saved per iteration. In the output estimation phase, similar to
the iteration step, 4m number of multiplications and 3m number of addition operations
are saved. Considering all these operations in account, it can be found that overall
saving per iteration is - (8m + 4) multiplications, (6m + 3) additions, 1 square-rooting
and 4 divisions.
Following the approach mentioned before to derive (6.107) and (6.110), TS for 4D case
can be given as follows:
TS4D = (8m + 4)TCM + 3(2m + 1)TCA + TCSQ + 4TCD (6.113)
6.12.9 Multiplexer Penalty for 4D Architecture
The hardware saving obtained for CORDIC based 4D FastICA at (6.113), is diminished
somewhat by the insertion of the multiplexer arrays as shown in Fig. 6.16 and (6.21).
Therefore, using Fig. (6.16) and 6.21 and subsection 6.12.1, overall penalty for CORDICChapter 6 FastICA Based on Co-ordinate Rotation 184
based 4D architecture (P4D) can be given as:
P4D = 4  TC2:1
mux + 5  TC3:1
mux + TC2:1
mux + 2  (k + 1)  TC3:1
mux
= 5  TC2:1
mux + 5  2  TC2:1
mux + 2  (k + 1)  2  TC2:1
mux
= (15 + 4  (k + 1))  TC2:1
mux
(6.114)
where, (k +1) denotes total number of CORDIC micro-rotations as shown in Fig. 6.21.
In (6.114), we have assumed TC of a multiplexer is same as that of a demultiplexer for
brevity.
Comparing (6.114) and (6.108), it can be observed that P4D has the extra overhead of
11  TC2:1
mux due to Multiplexer Array-2 (as discussed in Section 6.9) and overhead of
4  (k + 1)  TC2:1
mux because of the doubly pipelining approach (as described in Section
6.10) over the penalty P2D for the proposed 2D architecture.
6.12.10 Eective Hardware Saving for 4D
Figure 6.26: Variation of Transistor Saving Per Word-length (TSPW) of the proposed
algorithm for 4D with Word-length and frame-length.
Following the same procedure adopted for the proposed 2D and 3D architectures above,
eective hardware saving for the proposed CORDIC based 4D architecture (ES4D), ifChapter 6 FastICA Based on Co-ordinate Rotation 185
there is any, can be given by:
ES4D = TS4D   P4D (6.115)
where TS4D and P4D are obtained from (6.113) and (6.114) respectively. Using (6.12.1)
in (6.115), ES4D can be represented in terms of total number of transistors saved.
Then eective TS obtained above for 4D case can be normalized with respect to b and
a metric - Transistor Saving Per Word-length (TSPW) can be formulated using the
approach presented in [86].
Being the function of m and b, Fig. 6.26 shows the variation of TSPW for the Proposed
4D Architecture over the conventional 4D FastICA architecture (direct mapping of
4D FastICA algorithm into architecture) with respect to these parameters considering
64  m  4096 and 4  b  32. It can be observed from Fig. 6.26 that TSPW
for the Proposed Algorithm is signicantly higher than the corresponding conventional
architecture for higher m and b.
6.12.11 Performance Analysis for nD
Following the same procedure adopted to analyze the performance of the proposed 2D,
3D and 4D FastICA architectures in the subsections above, here we will do the perfor-
mance analysis of the proposed CORDIC based nD FastICA architecture in generalized
fashion.
In the Iteration phase of the proposed nD FastICA architecture, as obtained from
Theorem-1 in Section 6.8, it can be found that n multiplications and (n   1) addi-
tion operations are saved per sample per frame in each iteration. Therefore, for the
whole frame m, total saving is - nm multiplications and (n   1)m additions.
In nD Normalization phase, from Theorem-2 in Section 6.8, it can be observed that n
multiplications, (n   1) addition, 1 square-rooting and n divisions operations are saved
per iteration. In the output estimation phase, similar to the iteration step, nm number
of multiplications and (n   1)m number of addition operations are saved. Considering
all these operations into account, it can be found that overall saving per iteration is -
(2m + 1)n multiplications, (2m + 1)(n   1) additions, 1 square-rooting and n divisions.
Following the approach mentioned before to derive (6.107), (6.110) and (6.113), TS for
nD case can be given as follows:
TSnD = n(2m + 1)TCM + (n   1)(2m + 1)TCA + TCSQ + nTCD (6.116)Chapter 6 FastICA Based on Co-ordinate Rotation 186
Figure 6.27: Variation of Transistor Saving Per Word-length (TSPW) of the proposed
algorithm for 5D with Word-length and frame-length.
6.12.12 Multiplexer Penalty for nD Architecture
The hardware saving obtained for CORDIC based nD FastICA at (6.116), is reduced
somewhat by the insertion of the multiplexer arrays as shown in Fig. 6.17 and (6.22).
Therefore, using Fig. (6.17) and 6.22 and subsection 6.12.1, overall penalty for CORDIC
based nD architecture (PnD) can be given as:
PnD = 4  TC2:1
mux + 5  TC(n 1):1
mux + TC2:1
mux + 2  (k + 1)  TC(n 1):1
mux
= 5  TC2:1
mux + 5  (n   2)  TC2:1
mux + 2  (k + 1)  (n   2)  TC2:1
mux
= (5  (n   1) + 2  (k + 1)  (n   2))  TC2:1
mux
(6.117)
where, (k +1) denotes total number of CORDIC micro-rotations as shown in Fig. 6.22.
In (6.117), we have assumed TC of a multiplexer is same as that of a demultiplexer for
brevity.
Comparing (6.117) and (6.108), it can be observed that PnD has the extra overhead of
5(n 2)TC2:1
mux due to Multiplexer Array-2 (as discussed in Section 6.9) and overhead
of 2(k +1)(n 2)TC2:1
mux because of the doubly pipelining approach (as described in
Section 6.10) over the penalty P2D for the proposed 2D architecture.Chapter 6 FastICA Based on Co-ordinate Rotation 187
Figure 6.28: Variation of Transistor Saving Per Word-length (TSPW) of the proposed
algorithm for 6D with Word-length and frame-length.
6.12.13 Eective Hardware Saving for nD
Following the same procedure adopted for the proposed 2D, 3D and 4D architec-
tures above, eective hardware saving for the proposed CORDIC based nD architecture
(ESnD), if there is any, can be given by:
ESnD = TSnD   PnD (6.118)
where TSnD and PnD are obtained from (6.116) and (6.117) respectively. Using (6.12.1)
in (6.118), ESnD can be represented in terms of total number of transistors saved.
Then eective TS obtained above for nD case can be normalized with respect to b and
a metric - Transistor Saving Per Word-length (TSPW) can be formulated using the
approach presented in [86].
Considering, n = 5 and n = 6 in (6.118), TSPW for the proposed 5D and 6D cases
can be obtained. Being the function of m and b, Fig. 6.27 and 6.28 show the variation
of TSPW for the Proposed 5D and 6D Architectures over the conventional FastICA
architectures (direct mapping of 5D and 6D FastICA algorithms into architectures)
with respect to these parameters considering 64  m  4096 and 4  b  32. It can beChapter 6 FastICA Based on Co-ordinate Rotation 188
Figure 6.29: Comparative variation of Transistor Saving Per Word-length (TSPW)
of the proposed algorithm with Frame-length and Word-length for 2D to 6D (denoted
by dim = 2 to dim = 6).
observed from these gures that, like Fig. 6.24 - 6.26, here also TSPW for the Proposed
Algorithm is signicantly higher than the corresponding conventional architectures for
higher m and b.
Fig. 6.29 shows the comparative TSPW variation analysis for the proposed 2D to 6D
FastICA cases with respect to dierent frame-length (64  m  4096) and word-length
(4  b  32). It can be observed from Fig. 6.29 that TSPW for the Proposed Algorithm
increases even with the increase in dimension n as well with the increase of frame-length
m and word-length b.
6.13 Algorithm Validation
To validate the proposed algorithm, C models have been generated for both the conven-
tional [77] as well as the proposed co-ordinate rotation based 2D and 3D FastICA and
compared the performance of the estimated outputs.
Left hand side of Fig. 6.30 and 6.31 plot the outputs from the conventional FastICA
and right hand side shows the outputs from the proposed CORDIC based 2D and 3DChapter 6 FastICA Based on Co-ordinate Rotation 189
Figure 6.30: Left side - estimated waveforms from conventional 2D FastICA, right side
- estimated waveforms from proposed co-ordinate rotation based 2D FastICA. Source
signals were - 0:7sin(450t)sin(40t) and 0:5sin[500t+5cos(60t)] as obtained from [122].
FastICA respectively. It is evident from these gures that the proposed co-ordinate
rotation based 2D and 3D FastICA algorithms maintain the same functionality as that
of the conventional FastICA algorithm without sacricing its algorithmic eciency.
6.14 Concluding Remarks
In this chapter co-ordinate rotation concept based nD FastICA algorithm has been in-
troduced and its corresponding architecture has been presented. It has also been shown
that this algorithm is capable of reducing hardware complexity signicantly by reusing
the CORDIC unit in both preprocessing as well as in the FastICA Iteration stage and
this has been established with a comparative study with the available architectures. It
has also been proved here that unlike the already reported approaches in [76] and [122],
the proposed 2D FastICA algorithm is not based on the algebraic approach and thus
it has been shown how this concept can be extended in higher dimensions (n > 2) by
exploiting the geometry of the algorithm. Performance of the proposed architectures
has been analyzed in terms of hardware complexity and it has been proved that the pro-
posed architectures provide signicantly higher hardware saving if compared with the
conventional direct-mapping based FastICA architectures. Moreover, to obtain better
architectural performance, some redundant computations have been identied and elim-
inated and further optimized architectures are introduced for the proposed CORDIC
based nD FastICA algorithm.Chapter 6 FastICA Based on Co-ordinate Rotation 190
Figure 6.31: Left side - estimated waveforms from conventional 3D FastICA, right
side - estimated waveforms from proposed co-ordinate rotation based 3D FastICA.
Source signals were - (i) top: 0:9sin(800t)sin(60t), (ii) middle: 0:7sin(90t), (iii) bottom:
0:7sin(450t)sin(40t)
To the best of out knowledge the proposed CORDIC based algorithms and architectures
are the rst of its kind in the eld of low-complexity design of FastICA and have the
potential to open up a new application domain of CORDIC.Chapter 7
Conclusions and Future Research
Sophisticated signal processing techniques will nd potential applications in the emerging
areas of WSN, remote health monitoring and pervasive computing. However traditional
signal processing, in its present form, is not suitable for such applications which are
constrained by the scarcity of resources in terms of low area and power consumption.
It necessitates investigation into the traditional signal processing techniques from the
perspective of algorithm-architecture holistic optimization so that it would become suit-
able for such resource constrained applications. This has been the focus of this research
study as detailed in Chapter 1.
In principle, the sensors used in above-mentioned applications capture signals which are
often corrupted by noise and mixed with several other signals. Section 1:1 in Chap-
ter 1 identied the ecient signal processing algorithms used for denoising and signal
separation are WT and ICA. Despite being algorithmically ecient, these algorithms
are computationally intensive and their direct architectural mapping is not suitable for
fore-mentioned resource constrained applications. In this thesis, therefore, the research
aim has been to investigate WT and ICA and propose their low complexity algorithms
and architectures for their ecient hardware implementation.
In the next section research contribution of the thesis is summarized and Section 7:2
highlights how this research study has created new avenues for further research in some
challenging elds. Overall thesis contribution and future research challenges together
with research aim are also depicted in Fig. 7.1.
7.1 Thesis Contributions
In Chapter 2, a novel memory reduction methodology for Distributed Arithmetic based
multiplierless DWT/IDWT has been proposed. By a comparative study with the ex-
isting architectures (see Table 2.3 on page 31), it has been proved that the proposed
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Figure 7.1: Thesis overview: Our vision and research challenges identied in Chapter-
1, Our research contributions as described in Chapter 2 to Chapter 6 and the Future
Research identied in Chapter 7.Chapter 7 Conclusions and Future Research 193
methodology based architecture consumes signicantly less area and power. It has also
been pointed out that the proposed methodology is generic and independent of any
particular wavelet function.
In Chapter-3 FastICA has been identied as the most popular among the existing ICA
algorithms in terms of convergence speed and accuracy and it has been pointed out that
despite its algorithmic eciency, its direct mapping into hardware is not suitable for
resource constrained environment. So the research aim was to propose a novel FastICA
techniques which would be architecturally ecient in terms of low power consumption
and low hardware complexity without sacricing its algorithmic eciency. But prior to
that it has been realised that for ecient implementation of any ICA algorithms, it is
important to investigate the impact of its algorithmic parameters on the corresponding
architectures. It has been noted in Chapter 3 that such an important study is missing
in the available literatures. Investigating such impact on the respective architectural
implementation, a hardware design procedure has been presented which can be used as
a guideline by the hardware designer of FastICA. Subsequently a novel algebraic method
of hardware reduction for the basic 2-dimensional FastICA and proved that it consumes
signicantly low area and power (see Table 3.1 on page 58).
In the chapter followed after that generic n-dimensional FastICA has been explored.
Concept of the cross product has been introduced for the rst time in the context of
ICA in Chapter 4. Since, to the best of our knowledge, this is the rst attempt to bring
such concept in this domain, it was not a surprise that no generic architectural model
was present on the hardware implementation of Cross product. Motivated by this fact a
generalized algorithm and architecture for n-dimensional cross product computation in
hardware using the fundamental 3-dimensional vector cross-product computation unit
recursively has been proposed in Chapter-4. Subsequently at the latter half of that chap-
ter a concept of further hardware reduction strategy by exploiting symmetry among the
mathematical structures of the cross product in dierent dimensions has been introduced
(see Table 4.2 on page 98).
Motivated by the concept presented in Chapter-4, a novel cross-product based low com-
plexity FastICA algorithm has been proposed in Chapter 5. In the same chapter a new
concept of hardware reduction for 2-dimensional FastICA by exploiting the algorithmic
redundancies has also been introduced (see Fig. 5.5, 5.6 on page 113 and 115 respec-
tively). The hardware complexity and computational delay analysis proved that the
proposed cross product based FastICA has signicantly less hardware complexity and
higher computational speed (see Fig. 5.7 and 5.8 on page 118 and 120 respectively).
In Chapter 6, the concept of Coordinate rotation has been introduced in the domain
of FastICA implementation and a novel n-dimensional generalized CORDIC based Fas-
tICA algorithm and architecture has been proposed. It has been shown there that such
approach is capable of reusing the same hardware units by merging the Pre-processingChapter 7 Conclusions and Future Research 194
stage and the FastICA Iteration stage together. By hardware complexity analysis it
has also been proved that the proposed approach has signicantly less complexity when
compared with the conventional FastICA (see Fig. 6.29 on page 188).
Fig. 7.1 clearly shows the research contributions of this thesis and also portrays the
link among them. Each contribution in this thesis has been substantiated with several
experiments. It is hoped that the outcome of this research will contribute towards the
growth of the signal processing circuits and systems research community and the future
research challenges, as will be discussed next, will motivate researchers to investigate
further in these elds.
7.2 Future Research
The following subsections overview the future research challenges identied by the re-
search study undertaken in this thesis.
7.2.1 Intelligent ECG Machine Design for Multi-parametric Physio-
logical Measurement
Fig. 7.2 clearly indicates the massive growth of the Cardio Vascular Diseases (CVD)
among the whole population of several industrialized countries [165] - [181]. This makes
the early detection and prevention of such diseases extremely important. Since elec-
trocardiogram, vastly known as ECG, shows the electrical characteristics of heart of a
person, may be considered as a prime candidate for designing an electronic system for
such early detection and prevention of CVD. Signicant amount of research has already
been done on this and many of them have been reported in literatures also. However,
if proper healthcare has to be provided to the people in their home, then the practical
challenge becomes to minimize technical intervention on their daily lives yet to provide
them the better healthcare. So, although theoretically dierent sensors can be designed
and developed for acquiring various physiological signals, all of these can not be de-
ployed on patient's body because these may restrict their free movement and eventually
will become a burden on them. This kind of system thus will not become a sustain-
able system. Motivated by this fact and inspired by our initial research nding, only
two or three ECG sensors can be envisaged which will not only collect and process the
ECG data, but will also help us processing and diagnosing some other important phys-
iological parameters e.g. blood pressure, blood serum potassium level etc.. This will
require further sophisticated low power and tiny sensors design with embedded resource
constrained signal processing capabilities.
Recently, as our initial research study on this domain, we have applied the wavelet
transform, as discussed in Chapter 2 and some very interesting preliminary results areChapter 7 Conclusions and Future Research 195
Figure 7.2: (a) CVD and other major causes of death for all males and females
(United States, 2006). A: CVD plus congenital CVD; B: Cancer; C: Accidents; D:
Chronic Lower Respiratory Disease (CLRD); E: Diabetes and F: Alzheimer's Disease
[165], (b) Prevalence of CVD in adults  20 years of age \by age and sex" [165], (c)
Deaths by cause, men, year 2008 in Europe [166], (d) Deaths by cause, women, year
2008 in Europe [166].
obtained as shown in Fig. 7.3. These results show that dierent CVD may show some
dierent characteristics in frequency domain if proper time-frequency localization is
done and thus provide some clinically valuable information from diagnostic point of
view. Since these initial experiments have shown some interesting results, one of the
future research plans is to continue along this line and design an intelligent ECG machine
capable of measuring several physiological parameters. The initial results of this study
can be found in [182].Chapter 7 Conclusions and Future Research 196
Figure 7.3: Mean frequency variation for 8 dierent cardio vascular diseases for dif-
ferent patients at dierent power spectral density distribution point for (a) Lead - i
and (b) Lead - ii of standard ECG measurement method. Error bars indicate the stan-
dard deviation across the mean frequency. Denition of abbreviations used: Myo =
Myocardial Infarction, HC = Healthy Controls, BBB = Bundle Branch Block, Cardio
= Cardiomyopathy/ Heart Failure, Dys = Dysrhythmia, Hyper = Myocardial Hyper-
trophy, Myocard = Myocarditis, VHD = Valvular Heart Disease.
7.2.2 Low Complexity ICA Design Combining Cross Product and Co-
ordinate Rotation Concept
Implementation of low complexity ICA on silicon using the combination of cross-product
concept (described in Chapter 5) and Coordinate Rotation concept (discussed in Chap-
ter 6) is identied as one of the future research plans. It was discussed in Chapter 6
that the coordinate rotation digital computer concept can be adopted to design low
complexity ICA architectures by merging two main steps of FastICA. It was shown in
Chapter 5 that the cross-product concept helps minimizing the hardware requirement
of the conventional nD FastICA signicantly by removing the need of the nth iteration
stage completely. So if these two concepts can be combined together, further hardware
reduction can be achieved. In that case, CORDIC concept can be applied to design
(n   1) iteration stages of the conventional nD FastICA whereas the nth stage will be
manipulated using the concept of cross product.Chapter 7 Conclusions and Future Research 197
7.2.3 New Approach for Computing Determinant, Matrix Inversion
and Solving System of Linear Equations
Motivated by the concept presented in Chapter 4 about the generalized algorithm and
architectures for n-dimensional cross product implementation, we started investigat-
ing dierent application domains of this approach. Our initial research, as shown
in [183], shows that similar concept can be adopted to design computationally e-
cient n-dimensional Determinant computation algorithms and architectures using the
2-dimensional computation unit as the basic kernel. The concept of symmetry based
approach, as presented in Chapter 4, can also be applied here for further hardware re-
duction. Since matrix inversion problems and solving systems of linear equations need
computation of determinant, we believe, such approach may be very benecial in terms
of low hardware complexity and high computational speed. Matrix inversion problem
and linear equations are encountered very often in dierent signal processing application
such as Principal Component Analysis (PCA) and Eigen Value Decomposition (EVD).
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A Low Complexity Fetal ECG
Architecture for Personalized
Mobile Healthcare
It has already been mentioned in Section 2.9 in Chapter-2 that the extraction of FECG
from the composite signal is a challenging problem in signal processing. One robust
method was reported in [69] to extract FECG. But this method deals with complex
signal processing tasks including wavelet transform, fuzzication, reconstruction (shown
in Fig. B.1) which increase the complexity of the circuit in terms of extensive memory
and power requirement1. Hence, despite being ecient, we believe direct mapping of this
method into architecture is not suitable for the envisaged person-centric mobile home-
care medical device which operates on battery-backup enforcing a resource constrained
environment in terms of low area and power consumption.
In this appendix, rst we propose a simplied logic design methodology for the complex
Fuzzy membership function and subsequently present an architecture for FECG extrac-
tion from the abdominal composite. The simplied architecture eliminates the necessity
of complex fuzzication by exploiting the inherent \time-position information" within
the wavelet coecients while keeping the robustness and reliability of the original fuzzy
membership function intact. Since this simplied logic design methodology to be pro-
posed can be implemented only using simple comparison logic, it is capable of reducing
the hardware complexity signicantly. On the other hand, the novelty of the FECG ex-
traction architecture is its memory-ecient, multiplierless design based on our recently
proposed reduced complexity Discrete Wavelet Transform (DWT) and Inverse DWT
1The contents of this Appendix have partly appeared as \VLSI Architecture for Fetal ECG Extraction
for Personalized Healthcare Application within Resource Constrained Environment" in Proceedings of
the UK Electronics Forum - 2010 and as \Simplied Logic Design Methodology for Fuzzy Membership
Function based Robust Detection of Maternal Modulus Maxima Location : A Low Complexity Fetal
ECG Extraction Architecture for Mobile Health Monitoring Systems" in IEEE International Symposium
on Circuits and Systems by Acharyya et. al.. Please see Appendix-A for further detail.
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Figure B.1: Overview of FECG extraction method [69]. WT and MM indicate
Wavelet Transform and Modulus Maxima respectively.
(IDWT) method reported in [86] and detailed in Chapter-2. Moreover, since there is no
Figure B.2: Block diagram of FECG extraction method.
intuitive way to know which mother wavelet to choose [70], the proposed design lets the
user freedom to choose any orthonormal wavelet suitable for the application by simply
reconguring the generic memory unit.
The rest of this appendix is organized as follows. Section B.1 provides the necessary
background for FECG extraction including the concept of fuzzy membership function,
Section B.2 proposes the simplied logic design methodology of the fuzzy membershipAppendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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function, Section B.3 presents the complete VLSI architecture for FECG extraction sys-
tem and Section B.4 analyses the performance of the design and concludes this appendix.
B.1 Preliminaries
B.1.1 FECG Extraction Strategy
The concept of FECG extraction from abdominal composite signals has been adopted
from [69] and shown in Fig. B.1. This method is based on the locations of the singular
points but not on the amplitude at those points. It employs signal characterization,
singular point detection and reconstruction of FECG based on wavelet transform [2].
Fig.B.2 presents the fundamental computational units required for FECG extraction
method discussed in [69]. The method uses maternal thoracic signals and abdominal
composite as the inputs and decomposes these into wavelet coecients. Then the cor-
responding modulus maxima are found. The properties of wavelet transform have been
utilised here because in an ECG signal, the modulus maxima of wavelet coecients
provides important information about the principal characteristic points and waveform.
Next step is the comparison of the modulus maxima locations of thoracic and abdominal
signal at all scales. Then the common ones are decided in favour of MECG. Once MECG
is detected, the remaining set of modulus maxima is used to reconstruct the FECG.
B.1.2 Fuzzy Membership Function
The moment when wavelet decomposition is over and the modulus-maxima are about to
be determined, a problem is often encountered which is to detect the maternal modulus
maxima accurately. To address this issue, a triangular fuzzy membership function based
robust and reliable technique has been devised in [69] and shown in Fig. B.1. This
function helps to average out the error due to misalignment of the position of the modulus
maxima. Integration of all available information from dierent thoracic channels is done
by computing the union of the fuzzy sets associated with the modulus maxima locations
of these signals (Fig. B.1). For the abdominal channel and each maternal thoracic
channel dierent two-dimensional functions are dened. The maternal modulus maxima
fuzzied locations are expressed by the unions of these functions computed from each
maternal signal. Once such union operation is over, a mask function is designed to
mask out the maternal modulus maxima in the abdominal composite (Fig. B.1). The
mask function is determined by applying intersection operation to the maternal and
abdominal modulus maxima fuzzied locations. Similarly a fetal mask is dened which
is derived from the previous mask function. Comparing these two functions modulus









































































































































































































































































































Figure B.3: Decision Making Block for Modulus-maxima computation.
from the composite. Next is the update the wavelet coecient values and reconstructs
the FECG signal.
B.2 Proposed Logic Design for Fuzzy Membership Func-
tion : Simplied Architecture
Considering four maternal thoracic channels and one abdominal channel, this section
deals with the wavelet coecients obtained after wavelet decomposition within each
analysis bank corresponding to every channel and proposes a simplied logic equivalentAppendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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Table B.1: Token attributes for dierent wavelet resolution levels
Wavelet Resolution Level-1 : Token 1









Wavelet Resolution Level-2 : Token 2





Wavelet Resolution Level-3 : Token 3
Wavelet Coecient Token3 Value
w3;0 0
w3;1 1
design for the fuzzy membership function based robust and reliable detection of maternal
modulus maxima locations within the abdominal composite discussed in Section B.1.
Such simplication is achieved by assigning simple \Token" attribute to each wavelet
within a specic resolution level. This particular unit is denoted by Decision Making
Block in Fig.B.2. The overall architecture of this block is shown in Fig. B.3. It comprises
of four main design blocks - (i) Input Unit, (ii) Range Calculate Block, (iii) Range
Decide Block and (iv) Update Block. The simplied logic design of the fuzzication
is the cumulative eect of the computations involved in each of these fore-mentioned
blocks which are discussed in the following subsections.
B.2.1 Input Unit: Token Assignment
This unit receives wavelet coecients from the analysis banks corresponding to each
channel and computes modulus maxima per wavelet resolution level per channel by
employing simple comparison logic. Since 16-point DWT is considered for designing
the architecture, it consists of four such resolution levels and each level produces half
the number of wavelets compared to the previous level and the nal level produces one
wavelet along with one residue signal as output.
Simple Token attribute is used to code the position of the wavelet coecients and thus
it stores the corresponding \time information" of each wavelet coecient. The output of
the rst level has eight wavelets which needs three bits to identify each of these wavelets
and so Token1 has been assigned with three bits. As for example, Token1 = \010"Appendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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Table B.2: Pseudocode for Token 1, 2 and 3 computation


































1;5 > w1;6) : Token1;6 <= Token1;5; otherwise : Token1;6 <= 110;
block 6:
if(w0
1;6 > w1;7) : Token1 <= Token1;6; otherwise : Token1 <= 111;










2;1 > w2;2) : Token2;2 <= Token2;1; otherwise : Token2;2 <= 10;
block 2:
if(w0
2;2 > w2;3) : Token2 <= Token2;2; otherwise : Token2 <= 11;
Token3 Computation : Wavelet Resolution Level - 3 (Fig. B.5(b))
block 0:
if(w3;0 > w3;1) : Token3 <= 0; otherwise : Token3 <= 1;
denotes the third wavelet coecient in the rst resolution level. Similarly Token2 and
Token3 are assigned two bits and one bit respectively. The token assignment corre-
sponding to each wavelet per resolution level is shown in Table B.1. As at the highest
level (here it is fourth level) the signal gets contaminated with low frequency noise [69],
the wavelet output at this level is zeroed out and thus no term such as Token4 appears
in Table B.1. The internal generic architectures for Token1, Token2 and Token3 com-
putation within the Input Unit of the Decision Making Block are shown in Fig. B.4 and
Fig. B.5(a) and (b) respectively and the associated computations are given in Table B.2
in pseudo-code format.
As shown in Fig. B.4 and Table B.2, Token1 computation units comprise of seven
design blocks (Block0 - Block6). In the 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Figure B.4: Token 1 Generation using wavelets of level 1 of the analysis bank.
w0
1;1 = max(w1;0;w1;1) are computed (see Table B.2). If level-1 wavelets in the analysis
bank w1;0 > w1;1, then Token1 is assigned with 000, otherwise with 001. Following the
same method intermediate tokens are computed within rest of the design blocks using
these Level-1 wavelets and then nally in Block-6, if w0
1;6 > w1;7, then Token1 is assigned
with the three-digit value that Token1;6 holds, otherwise Token1 is assigned with 111.
In the same way, as shown in Table B.2, Token2 and Token3 are computed using Level-2
and Level-3 wavelets. The tokens corresponding to each maternal thoracic channel are
passed onto the Range Calculate block and the tokens associated with the abdominal
channel are fed to the Range Decide block.Appendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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Figure B.5: (a) Token 2 Generation using wavelets of level 2 of the analysis bank, (b)
Token 3 Generation using wavelets of level 3 of the analysis bank.
B.2.2 Range Calculate Block: Token Min-Max Computation
Amongst the received tokens from all thoracic channels, this block computes the max-
imum and minimum tokens for each resolution level. The internal architecture of this
design block is shown in Fig. B.6. In this block Token1 m1 and Token1 m2 (m1 and
m2 denote maternal thoracic channel 1 and channel 2) are compared within a sub-block
(denoted by \Min-Max Comp" in Fig. B.6) which outputs the corresponding maxima
and minima. In the same way Token1 m3 and Token1 m4 are compared to get their
corresponding minima and maxima. Then in the next sub-blocks (denoted by \Token1
Max", \Token1 Min" etc. in Fig. B.6) these two minima/ maxima values are com-
pared to get the ultimate minima (Token1 min)/ maxima (Token1 max). These values
correspond to the modulus maxima range. In the same way Token2 max, Token2 min,
Token3 max and Token3 min are calculated inside this block. These tokens are passed
on to the Range Decide block. The computations involved within this block is provided
in Table B.3 in the form of pseudo-code.Appendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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Table B.3: Computations within the \Range Calculate" block in Fig. B.6
Maternal Channel 1 and 2 (denoted by m1 and m2)
Token1
Token1 max m1m2 <= max(Token1 m1;Token1 m2);
Token1 min m1m2 <= min(Token1 m1;Token1 m2);
Token2
Token2 max m1m2 <= max(Token2 m1;Token2 m2);
Token2 min m1m2 <= min(Token2 m1;Token2 m2);
Token3
Token3 max m1m2 <= max(Token3 m1;Token3 m2);
Token3 min m1m2 <= min(Token3 m1;Token3 m2);
Maternal Channel 3 and 4 (denoted by m3 and m4)
Token1
Token1 max m3m4 <= max(Token1 m3;Token1 m4);
Token1 min m3m4 <= min(Token1 m3;Token1 m4);
Token2
Token2 max m3m4 <= max(Token2 m3;Token2 m4);
Token2 min m3m4 <= min(Token2 m3;Token2 m4);
Token3
Token3 max m3m4 <= max(Token3 m3;Token3 m4);
Token3 min m3m4 <= min(Token3 m3;Token3 m4);
Final Token Min-Max output from the Range Calculate block
Token1 max <= max(Token1 max m1m2;Token1 max m3m4);
Token1 min <= min(Token1 min m1m2;Token1 min m3m4);
Token2 max <= max(Token2 max m1m2;Token2 max m3m4);
Token2 min <= min(Token2 min m1m2;Token2 min m3m4);
Token3 max <= max(Token3 max m1m2;Token3 max m3m4);
Token3 min <= min(Token3 min m1m2;Token3 min m3m4);
Table B.4: Computations within the \Range Decide" block in Fig. B.3
Token1:
Token1 ab out <= Token1 ab;
if(Token1 min  Token1 ab  Token1 max) :
decision 1 <= 1; // modulus maxima belongs to maternal signal
otherwise :
decision 1 <= 0; // modulus maxima belongs to fetal signal
Token2:
Token2 ab out <= Token2 ab;
if(Token2 min  Token2 ab  Token2 max) :
decision 2 <= 1; // modulus maxima belongs to maternal signal
otherwise :
decision 2 <= 0; // modulus maxima belongs to fetal signal
Token3:
Token3 ab out <= Token3 ab;
if(Token3 min  Token3 ab  Token3 max) :
decision 3 <= 1; // modulus maxima belongs to maternal signal
otherwise :
decision 3 <= 0; // modulus maxima belongs to fetal signalAppendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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Figure B.6: Internal architecture of \Range Calculate" block.
B.2.3 Range Decide Block: Token Comparison
Range Decide unit receives the maximum and minimum thoracic tokens from the Range
Calculate block as well as the abdominal tokens from the Input Unit. The abdominal to-
kens are compared with the maternal tokens maxima and minima. Then it decides either
in favour of MECG if the abdominal token (Token* ab) lies within the range (between
the minimum and maximum value of the thoracic tokens) otherwise it decides in favour
of FECG and sets the active low \Decision *" signal to zero, where \*" indicates the res-
olution levels (= 1;2;3). As for example, if Token1 min  Token1 ab  Token1 max,
the corresponding modulus maxima in the rst wavelet resolution level is adjudged to
be a part of MECG and thus the respective Decision 1 is assigned to one, but if this
condition was not met, then it would have been decided in favour of FECG. The com-
plete pseudo-code of the computations involved within this block is provided in Table
B.4.Appendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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B.2.4 Update Block: MECG Removal
Update Block receives the tokens for dierent resolution levels and checks the respec-
tive \Decision *" signals. If it is in favour of MECG, then it will simply ll up the
corresponding wavelet output register with zeroes (denoted by w
(ab;out)
; in Table B.5),
otherwise it will not update the registers and simply assign the incoming abdominal
wavelets (denoted by w
(ab;in)
; in Table B.5) from the Analysis Bank to the output regis-
ters. When the update phase is over, it starts sending these processed wavelets serially
to the next block with \maxima over" via its Output Unit (see Fig. B.3). Detailed
pseudo-code is provided in Table B.5.
Table B.5: Computations within the \Update Block" in Fig. B.3
Abdominal Wavelets (denoted by \ab"): Resolution Level-1
ifdecision 1 = 1 : // maternal modulus maxima detected
case Token1 ab out : // zero-out the corresponding wavelets
000 : w
(ab;out)















1;6 <= 0; 111 : w
(ab;out)
1;7 <= 0;
ifdecision 1 = 0 : // modulus maxima belongs to fetal signal





































Abdominal Wavelets (denoted by \ab"): Resolution Level-2
ifdecision 2 = 1 : // maternal modulus maxima detected
case Token2 ab out : // zero-out the corresponding wavelets
00 : w
(ab;out)





2;2 <= 0; 11 : w
(ab;out)
2;3 <= 0;
ifdecision 2 = 0 : // modulus maxima belongs to fetal signal



















Abdominal Wavelets (denoted by \ab"): Resolution Level-3
ifdecision 3 = 1 : // maternal modulus maxima detected
case Token3 ab out : // zero-out the corresponding wavelets
0 : w
(ab;out)
3;0 <= 0; 1 : w
(ab;out)
3;1 <= 0;
ifdecision 3 = 0 : // modulus maxima belongs to fetal signal
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B.3 Proposed Low Complexity VLSI Architecture for FECG
Extraction
We have proposed a memory reduction methodology of classical DWT/IDWT architec-
ture in Chapter 2 and it has been reported in [86]. This DWT/IDWT is one of the

















































































Figure B.7: Proposed VLSI architecture for FECG extraction.
The architecture is designed assuming each incoming frame consists of 16 ECG samples
each having 16 bits word-length because normally the number of bits per ECG sample
varies from 12 to 36 [19]. The lter length is assumed to be 16 and each coecient
consists of 16 bits. Fig. B.7 shows the architecture of the complete design. As number
of lead used of FECG extraction may vary [69], we have considered 5-channel input
for our architecture where four channels get thoracic ECG and one is used to receiveAppendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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composite data. The main design units are Analysis Bank, Decision Making Block,
Generic Memory and Synthesis Bank along with Controller and Output unit. The
Analysis and Synthesis Bank are used for DWT and IDWT respectively and the reduced
complexity DWT/IDWT technique discussed in Chapter-2 is used to design these blocks.
This model is generic so that it can be congured with any kind of orthonormal wavelets.
The concept of complex fuzzication [69] is substituted by using simple Decision Making
Block which has already explained in detail in Section B.2.
As outlined in the last subsection, in the memory unit of this architecture only the
non-repetitive combinations of lter coecients are stored from the set of data. The
strategy for address generation has been explained in detail in [86]. Since this memory
is a generic one, it can be congured with any type of orthonormal mother wavelet
depending upon the morphology of the signal and thereby gives users freedom to choose
their own wavelet functions.
There are ve Analysis Banks corresponding to ve input channels in the overall archi-
tecture (Fig. B.7). Each of these consists of three units - Input Unit, Analysis Block
and Analysis Controller. Analysis Block is further divided into Input Bank, Processing
Unit and Output Bank. The Analysis and Synthesis banks are designed following the
memory reduction methodology discussed in the last subsection. DA based lter de-
sign technique has been applied to realize the FIR lters of these blocks which replaces
multiplication operations by additions only and thereby making the entire architecture
multiplierless. In addition; there are two control units responsible for controlling the
analysis and synthesis banks. Two active-low single bit signals enable the Analysis
Bank and Synthesis Bank respectively and these signals may be enabled by the user or
the previous processing unit in case of a complete system. When the output of these
banks are ready, the respective controllers produce two active-low single bit signals -
\analysis over" and \synthesis over" which indicates the completion of the process.
B.4 Discussion and Concluding Remarks
A simplied logic design methodology for the complex fuzzication algorithm for de-
tecting the maternal modulus maxima locations from the abdominal composite has
been proposed and a memory-ecient, multiplierless architecture for FECG Extraction
based on a recently proposed reduced complexity DWT/ IDWT method has been pre-
sented. The proposed simplied logic design methodology has been explained in detail
with the help of pseudo-codes and it can be seen that the implementation of this unit
needs only simple comparison logic. The proposed FECG extraction architecture uses
the reduced complexity DWT/IDWT method proposed recently in [86] and thus it re-
quires signicantly less memory than the conventional methods. This memory model is
generic which is suitable for any kind of orthonormal wavelet implementation. For thatAppendix B A Low Complexity Fetal ECG Architecture for Personalized Mobile
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one only needs to pre-compute the parametric values of the combination of the lter co-
ecients depending upon selection of mother wavelets for dierent applications and load
them into the memory before the processing begins. Moreover the overall architecture
is completely multiplierless.
The proposed architecture has been coded in VHDL, synthesized using Synopsys Design
Compiler with 0:13m standard technology for a target frequency 1 MHz and power
has been obtained using Synopsys Prime Time. Total synthesized cell area of the whole
design is found out to be 14:2mm2 and power consumption is 101:5W at 1:2 V @ 1
MHz frequency. Our current work involves the gate level implementation of the proposed
VLSI architecture and its characterization in terms of power consumption and silicon
area overhead. It is hoped that the proposed architecture makes a useful contribution to
the emerging area of pervasive healthcare especially in personalized health monitoring
in a non-clinical home environment where light-weight, yet eective low-power signal
processing is necessary.Appendix C
Automated and Robust Channel
Identication Scheme: Solving
Permutation Indeterminacy of
ICA for Artifacts Removal from
ECG
Electrocardiography (ECG) has been used very eectively for decades to measure the
physiological well being of human heart. A typical ECG measurement is generally con-
taminated with power-line interference, abrupt potential change due to loose electrode
contact, motion artifacts, several non-cardiac biomedical artifacts, eect of respiration
and also a combination of more than one of these sources [155]. This necessitates the use
of some post processing techniques which can remove the hidden eects of these mixed
artifacts and noise from the captured ECG signals.1
At this point, ICA has drawn tremendous attention in research community for last few
years as an eective way to decompose a set of mixed recorded biomedical signals into
separate sets of constituent independent latent variables [117]. This poses ICA as an
appropriate post-processing tool for the removal of the unwanted contaminations from
the recorded signals [156]-[162]. But ICA has an inherent problem called permutation
indeterminacy which means loosing the order information of the separated signals [163].
Thus although an ECG can be separated from its artifacts, physicians depend on the
1The contents of this Appendix have partly appeared as \Automated and Robust Channel Identica-
tion Algorithm and Architecture to Solve Permutation Problem of ICA for Artifacts Removal from ECG
in Remote Health Monitoring Environment" by Acharyya et. al. in Proceedings of the UK Electronics
Forum - 2010 and as \Robust Channel Identication Scheme: Solving Permutation Indeterminacy of
ICA for Artifacts Removal from ECG", 32nd Annual IEEE EMBS Conference. Please see Appendix-A
for further detail.
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visual inspection to decide which one is ECG and which one is an artifact [6]. In a
typical hospital-based approach this permutation indeterminacy does not pose much
problem since the separated signals are displayed on the screen and the physician can
immediately identify which is the wanted ECG signal amongst the artifacts.
However for remote healthcare application the situation is dierent where the ECG
characteristics need to be identied by an intelligent system in an automated fashion and
not by human-being in the rst instance. Thus, after post-processing the contaminated
ECG signal using ICA, it is extremely important to nd out the order of the signal
i.e. clearly identify the channel containing the wanted ECG signal and the rest of
the channels containing the unwanted artifacts in a distinct way without any human
intervention. Without loss of generality, the same problem can be translated for other
important biomedical signals like Electroencephalogram (EEG) and Electromyogram
(EMG) as well.
In this context, to the best of our knowledge, only one research attempt has been re-
ported so far [6] (see Section C.1 for detail) to analyze the fore-mentioned problem with
an innovative algorithm which has the capability to identify the signal of interest out
of all other contaminations after ICA post-processing rather than depending only on
the visual observations. This motivated us to envisage a remote health monitoring sys-
tem comprising of ICA as the post-processing unit followed by an automated channel
identication module which can eectively solve the permutation indeterminacy in this
context and outputs only the signal which is of interest to the physicians. This appendix
presents our initial attempt to make this vision a reality.
The existing approach, as discussed in [6], is based on linear statistics to solve the
permutation problem. Although it is the rst of its kind, it considers abrupt change in
signal potential as the only artifact present in the recorded ECG signals. This denition
of artifact is not unique because several literatures [155]-[162] describe other artifacts
which may also have severe eects on the recorded ECG signals and are quite capable of
invalidating all the measurements. Therefore it is important to devise a robust algorithm
which does not depend on the denition of any specic artifact.
In this appendix, we propose one such channel identication algorithm which can detect
the signal of interest out of many widely known artifacts. The proposed algorithm has
also been validated with nine practical case studies.
The rest of this appendix is organized as follows. Section C.1 discusses the cause of
permutation ambiguity and describes the existing method. Section C.2 describes the
proposed algorithm, Section C.3 provides the architecture of the proposed algorithm
along with a performance analysis in terms of hardware complexity and computational
delay, Section C.4 presents the experimental results and validates the robustness of the
proposed algorithm through comparison with the existing approach and Section C.5
concludes this appendix.Appendix C Automated and Robust Channel Identi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C.1 Background and Related Work
C.1.1 ICA and Permutation Indeterminacy
Considering number of independent sources (n) is equal to the number of sensors, mixed
signal set (X) can be dened as [163]: X = AS, where S 2 Rn is the independent
sources and A 2 Rnn represents the unknown mixing matrix. ICA retrieves S from
X by formulating an unmixing matrix B 2 Rnn. It is evident that with no apriori
knowledge of S and its ordering, it is impossible to estimate A accurately, therefore
B is an approximate measure of A up to a permutation and scaling as given by [163]:
G = BA = PD, where G is the global matrix and D is the full rank diagonal matrix
and P is the permutation matrix. The presence of the eect of P in the estimated
components causes permutation indeterminacy.
C.1.2 Existing Approach
He, Cliord and Tarassenko proposed a method in [6] to tackle this ambiguity problem in
the case of artifact removal from ECG using 3-D ICA. The fundamental considerations
are either of the three channels comprises of noise or artifact or ECG. Type of artifact
considered is transient i.e. the abrupt change in potential. The method comprises of
following two stages.
Firstly, Kurtosis is computed on ICA processed data of three channels using [6]: Kurt(x) =
E(x4) 3[E(x2)]2, where x is any signal in generalized sense and E[] represents statistical
expectation operation. The modulus of Kurtosis is then compared with a precomputed
Threshold value. Since continuous noise is more gaussian than ECG or artifacts, the
computed modulus for this is less than the rest and thus such comparison removes the
noise from the measurements.
Second stage is to identify the channel consisting of ECG and remove the artifact.
This is done by deriving a metric called Variance Index. A complete frame within a
channel is divided further into N sub-frames and variances are computed for each of these
sub-frames following [6]: V arx =
PN
n=1[x(n)   E[x(n)]]2. The dierence of variances
are computed for consecutive sub-frames within a same channel. The same procedure
is repeated for other channels as well. Therefore, like kurtosis, these dierences are
compared with a precomputed threshold. This dierence will become very high and lie
above the threshold value for the sub-frame containing the transient. Thus this process
removes the channel contaminated with artifact and identies the channel containing
ECG.Appendix C Automated and Robust Channel Identi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Figure C.1: Envisaged system with the proposed channel identication algorithm.
Figure C.2: Proposed architecture.
C.2 Proposed Algorithm
Fig. C.1 shows the overview of the whole system where it can be seen that the signal,
artifact and noise are mixed by an unknown mixing matrix, mixed signals are obtained
at the sensors and these are post-processed using ICA to produce three channel outputs.
As mentioned in previous sections, these channels suer from permutation ambiguity.
Therefore a channel identication algorithm is necessary which can identify the channel
containing only the signal of interest out of these three as shown in Fig. C.1. Since
[6], as mentioned in the beginning, is specic to one category of artifact, therefore it
is necessary to formulate an algorithm which is independent of the denition of any
artifact and thereby making it more robust.Appendix C Automated and Robust Channel Identi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Here, we propose one such algorithm which can address this problem successfully and
thereby solving permutation indeterminacy in this context. This proposed algorithm is
based on the classical template matching approach which is very well known concept
and has been used for years in pattern recognition techniques. But, to the best of
our knowledge, its potential has not been utilised in solving permutation indeterminacy
from biomedical signal processing perspective. Since the physicians already know which
particular biomedical signal they are interested to look at, therefore from practical point
of view, rstly a template for that particular signal corresponding to any specic patient
can easily be framed from the initial measurements. Subsequently based only on this
practical assumption, each frame within the incoming channels can be cross correlated
with the template which will yield a number of correlation coecients. Next step is
to nd the maximum among all these computed correlation coecients for all three
channels.
The maximum among these three computed maximum correlation coecients points
to the channel containing the signal of interest. In this appendix ECG is considered
as the signal of interest and nine case studies have been performed based on dierent
nature of noise and artifacts as obtained from several published literatures [155]-[162].
These are explained in detail in the next section. The proposed algorithm is described
in pseudo-code format as follows:
1. Choose c, the number of input channels (1  c  3) and initially set c = 1.
2. Choose time shift as d (0  d  K   1) where K is the frame-length of each
channel.
3. Choose sample number as i where 0  i  K   1.
4. If (i   d) < 0 or (i   d)  K, go to Step 6 else continue.
5. Compute cross correlation coecient r(d) as follows:
r(d) =
P





(Yi d   E[Y ])
2
(C.1)
where, X, Y and E[] denote the selected channel and template and mean respec-
tively.
6. Assign i   i + 1. If i  K   1 go to Step 3, else continue.
7. Store correlation coecients in rc(d) as: rc(d) = r(d).
8. Assign d   d + 1. If d  K   1, go to Step 4, else continue.
9. Store the maximum value of rc in Mrc as: Mrc = Max(rc).
10. Assign c   c + 1. If c  3, go to Step 1 else continue to next step.Appendix C Automated and Robust Channel Identi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11. If Mr1 > (Mr2 and Mr3), decide in favor of Channel 1 and end, else continue.
12. If Mr2 > (Mr1 and Mr3), decide in favor of Channel 2 and end, else continue.
13. If Mr3 > (Mr1 and Mr2), decide in favor of Channel 3 and end.
Figure C.3: Sequential search in each max block of the proposed architecture.
C.3 Architecture and Performance Analysis
C.3.1 Proposed Architecture
Fig. C.2 provides the architecture corresponding to the proposed algorithm as discussed
in Section C.2. It consists of two main blocks - Correlation and Max block. Correlation
block consists of three correlation computation modules which compute the coecients
with the precomputed template corresponding to each channel (see step 1-10 in the
pseudo-code in Section C.2). Max block consists of three maximum coecient computa-
tion modules which compute the maximum among all coecients (see step 11-13 in the
pseudo-code in Section C.2). As an example, output of \Max Block 1" is the maximumAppendix C Automated and Robust Channel Identi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correlation coecient corresponding to channel 1. Point to be noted from Fig. C.2 that
the output of Max Block 1 goes to Max Block 2 and thus the output of Max Block 2
contains the maximum coecient between channel 1 and 2. In the same way Max Block
2 and 3 are connected to each other and the nal output of Max Block 3 indicates the
maximum coecient among all three channels. Based on this decision, ultimately the
channel containing the signal of interest is identied. Each module in the Max Block
consists of simple comparator arrays. Since correlation module computes correlation
coecients sequentially, therefore it is preferable to follow sequential search procedure
within these arrays.
Fig. C.3 shows graphically this technique along with the comparison sequence. Consider-
ing k-number of correlation coecients (Ct;::Ct+k), the latency of one max computation
module is (k + 2) time unit.
In subsequent sub-sections we analyze the architectural performance of the proposed
algorithm in terms of hardware complexity and delay. Although accurate estimation of
these two parameters are dicult because of the basic dierences of adopted technology,
assumptions made for the derivations and their implementation dependencies; never-
theless our attempt here is to perform the approximate analysis. To compute overall
hardware complexity and delay, two metrics - transistor count and delay of a basic two
input NAND gate are used.
However, since implementation of dierent arithmetic unit can be done in dierent
ways, rst we derive the generic hardware complexity and delay expression based on the
number of arithmetic operation considering a at unfolded architecture without resource
sharing (used for hardware complexity computation) or parallel computing capability
(used for delay analysis) following the approach presented in [122] irrespective of any
specic implementation. Then to give an insight into hardware, we consider only Ripple
Carry Adder (RPA) and Subtractor (RPS), Conventional Array Multiplier (CAM), Non-
restoring Array Divider (NAD) and Square Rooter (SQRT) structures as the means of
implementing the arithmetic operations. Additionally it has been considered that the
hardware complexity and delay of a squaring unit is 50% and 80% respectively of a
conventional two-input multiplier [82].
C.3.2 Hardware Complexity
Considering frame-length K and word-length n, arithmetic operations involved in cor-
relation block (see Fig. C.2) as given in (C.1) are as follows - 4K2 number of n-bit
subtractions, (2K2 + K) number of n  n-bit multiplications (considering 2K2 number
of squaring units as well), K number of n by n-bit divisions and 2K number of square
rooting. The max block (see Fig. C.2), as discussed in the last subsection, consists of
comparators which have total n(K 1) number of XOR and OR gates. Consider a n-bitAppendix C Automated and Robust Channel Identi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Figure C.4: (a) Variation of transistor count with framelength and wordlength, (b)
variation of delay with framelength and wordlength.
RCA/RPS requires n Full Adders (FA) (in a simplied view) [122], nn CAM requires
n(n 2) FA plus n Half Adders (HA) and n2 AND gates [122], one n by n NAD consists
of 0:5  n(3n   1) FA and 0:5  n(3n   1) XOR gates [122] and one n-bit SQRT needs
0:125(n+6)n FA and XOR gates [138]. In addition, considering one FA cell requires
24 transistors, one HA cell and a two input XOR gates consists of 12 transistors and
a two input AND and OR gate consist of 6 transistors [122], TCA, TCS, TCM, TCD
and TCSQ can be calculated where TC are the transistor counts for RCA, RPS, CAM,
NAD and SQRT respectively following [122].
Using these TC in the fore-mentioned total number of operations, overall Transistor
Count (TC) are computed as: TC = 24K2n+93Kn2 +18Kn+60K2n2 +18nK  18n.
Fig. C.4(a) plots the variation of TC with the frame-length and word-length where it is
evident that TC increases with the increase in frame-length and word-length.
Table C.1: Cases considered for experiments
Channel Cases Considered Case No.
Signal




Low Power Artifact 3
Non-cardiac Artifact (e.g. EEG) 4
Muscle Movement 5
High Power Transient 6
Noise
Low Power Random Noise 8
High Power Random Noise 9Appendix C Automated and Robust Channel Identi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Figure C.5: (a) Case 1 - Noise free ECG, (b) correlation coecients.
C.3.3 Delay Analysis
Denoting two input NAND gate delay by , the delay of n-bit RCA, RPS, CAM, NAD
and SQRT can be given as A = S = 2n, M = 8n, D = (3n + 2)n [122] and
sq = (n+1)(2n+3) [138]. Delay of one two input XOR and OR gate can be represented
as 3 and 2 respectively. Following the approach presented in [122], considering the
delay of a squaring unit is 80% of a full multiplier [82] and combining  along with the
total arithmetic computations as derived in the last sub-section, overall delay (D) can
be estimated as: D = 28:8nK2 + 7Kn2 + 25Kn   5n. Fig. C.4(b) plots the variation
of estimated delay with frame-length and word-length where it is evident that with the
increase in word-length and frame-length, delay will also increase.
C.4 Experimental Results
Due to lack of ECG data recording facilities, we used the MIT-BIH online ECG database
and also took help from [164] and simulated the ECG and artifact patterns in MATLAB.Appendix C Automated and Robust Channel Identication Scheme: Solving
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Figure C.6: (a) Case 2 - Respiration artifact, (b) correlation coecients.
The proposed algorithm as well as the existing method discussed in [6] are also modeled
in MATLAB. Due to better convergence speed and higher accuracy [75], FastICA has
been chosen as the preferred one among dierent existing ICA algorithms for post-
processing. The template of ECG waveform is generated by using Symlet Wavelet in
MATLAB.
To validate the proposed algorithm we perform simulation based experiments considering
total 9 cases in which two dierent types of ECG and noise are considered and 5 dierent
types of artifacts have been chosen as used in literatures [155]-[162]. It is to be noted
that among all the cases, only case 6 i.e. high power transient is considered in [6]. We
computed the maximum of correlation coecients for each case as detailed in Section C.2
according to the proposed algorithm. The rst seven cases along with the distribution
of the correlation coecients are shown in Fig. C.5 - Fig. C.11. Low power and high
power random noise sources are considered as case 8 and 9 as clatters occur from dierent
haphazard sources inside our body. All these cases are shown in Table C.1.
To do the performance comparison, we computed also the variance index (see Section
C.1) as mentioned in [6] for each case. Variance indices based on the existing approachAppendix C Automated and Robust Channel Identication Scheme: Solving
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Figure C.7: (a) Case 3 - Low Power artifact, (b) correlation coecients.
and maximum correlation coecient values based on the proposed algorithm are shown
in Table C.2 against each of the fore-mentioned cases. It is to be noted from Table C.2
that variance indices are not computed for case 8 and 9 because these cases correspond
to dierent types of noise and [6] (see Section C.1) identies noise by kurtosis, not
by variance based method. It can be seen from Table C.2 that the variance index
corresponding to case 6 is the highest among all other cases. Now considering [6] if a
threshold is chosen just above the variance index corresponding to case 1 (i.e. 0:640054),
high power transient type artifact (case 6) can easily be identied, whereas being the
variance indices less than the selected threshold, other artifact types (case 2-5) can not
be separated.
If the value of the selected threshold is lowered down, then there is a possibility that
ECG signals (case 1 or 7) may wrongly be identied as artifact. Therefore variance
index can not be chosen as unique metric for channel identication and existing method
[6] can not be generalized for all practical cases.
Table C.2 also shows the values of maximum correlation coecients according to the
proposed algorithm and it can easily be seen that this value corresponding to case 1 isAppendix C Automated and Robust Channel Identication Scheme: Solving
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Figure C.8: (a) Case 4 - Non-cardiac artifact, (b) correlation coecients.
Table C.2: Comparative results for dierent cases
Case No.
Existing Method Proposed method
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Figure C.9: (a) Case 5 - Muscle movement, (b) correlation coecients.
the maximum among all other values and therefore this method can identify the channel
containing the ECG signal. Even if the ECG signal is noisy (case 7), still its maximum
correlation coecient's value is the highest among all other artifacts as well as noise
types. This comparative study justies the robustness of the proposed algorithm over
the existing approach. It can also be veried from Table C.2 that except for case 6,
variance-indices computed for all other cases (case 2-5) based on existing method [6]
are less than the precomputed threshold and therefore fails to detect the presence of
other type of artifacts. On the other hand, as can be seen from Fig. C.5 and C.11 the
proposed algorithm is able to detect the ECG signal (case 1 and 7) successfully since
the maximum correlation coecients corresponding to these two cases are higher than
the rest.
C.5 Concluding Remarks
In this appendix a novel channel identication algorithm has been proposed which can
successfully identify the channel containing the signal of interest from artifacts and noise.Appendix C Automated and Robust Channel Identication Scheme: Solving
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Figure C.10: (a) Case 6 - High Power Transients, (b) correlation coecients.
The proposed algorithm does not depend on the denition of any specic artifact and
therefore can be generalized unlike the existing method. This has also been validated
with nine practical case studies. Since this is an initial attempt to solve the permutation
indeterminacy from the artifact removal problem from ECG using ICA without human
intervention, only simulation results are provided based on synthetic data. We do ap-
preciate the fact that system design and deployment based on any particular algorithm
for the sensitive elds such as medical science need signicant amount of patient trials
and huge amount of real data handling. Apart from the technical challenges, it involves
waiting for the consent from the patients, nod from the hospital authorities as well as
approval from the ethical committees which are bound to cause delay for the complete
system validation in the real remote health monitoring environment. Nevertheless this
forms part of our future research.Appendix C Automated and Robust Channel Identication Scheme: Solving
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Figure C.11: (a) Case 7 - Noisy ECG, (b) correlation coecients.Bibliography
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